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STUDY OF A NAVIGATION AND TRAFFIC 
CONTROL TECHNIQUE EMPLOYING SATELLITES 
Volume III. User Hardware 
By Nathan Esters  ohn and Art Garabedian 
1. INTRODUCTION 
1.1 SCOPE OF EFFORT 
The primary effort required in the NAVSTAR user equipment 
studies was to develop an  interface with the other system elements (satel- 
l i tes,  ground stations, etc.) leading to a systems concept which would 
assure  the production of user equipments and a variety of user configura- 
tions a t  acceptable cost levels. In this instance,the design parameter to  
be optimized was clearly cost s o  that NAVSTAR could gain the broadest 
possible application. 
Once an overall systems concept was  established, the study effort 
in the user a rea  was channelled along the major user subsystems. A 
flow chart illustrating the scope of effort in each area  is presented in 
Figure 1. As detailed in  the subsequent sections, the number of loops 
and iterations traversed varied with each subsystem design effort. For  
example, breadboarding was  performed only for the antenna subsystem, 
and several design iterations were possible in the course of generating 
suitable antenna configurations, Industry pricing was available only on 
two of the subsystems, all others were internally generated. Because 
of the equipment complexity in receiver design, it was not possible in 
this study to perform extensive iterations. 
1.2 USER CONFIGURATIONS 
It is generally recognized that the basic design of the navigation 
satellite system must  meet  the needs of a wide variety of system users. 
Some users  will want the maximum performance capability (self- 
contained, maximum accuracy and f i x  rates) and will be willing to 
invest considerable money in user equipment. 
invest only a small amount in capital equipment in return fo r  relaxation 
of certain capabilities, i. e., ground-aided computations, lower fix 
ra tes  and decreased accuracies. 
Others will prefer to 
1 
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Figure 1 .  Flow Chart of Study Effort on User Equipment Studies 
c 
t 
3 
I 
Thus, in the present NAVSTAR user equipment studies, TRW has 
simultaneously reviewed four basic user equipment configurations de- 
signed to appeal to distinct classes of system users.  
figurations a re  described in this section and a re  referred to by letter 
designation a s  follows: 
These basic con- 
1) Configuration A - Automatic, self-contained (for 
supersonic a i rcraf t )  
2) Configuration Ai -Automatic, self-contained ( fo r  
general aviation) 
3) Configuration B - Automatic, ground-aided 
computations (for all  users) 
4) Configuration C - Manual computations (for marine craft) 
All of the above mentioned user configurations did not receive 
equal effort and consideration in the design of major user hardware sub- 
systems. This is a logical and desirable consequence of orienting the 
studies on a subsystem hardware design basis rather than predicating 
them on the selected configurations. 
subsystem the initial approach was to minimize design proliferation unless 
a significant improvement in cost was thereby achieved. Only in the design 
of the computing subsystem may one expect to see  major design differences 
as a function of user configuration. 
effort required for the design of a computing subsystem for Configuration 
A and Ai is very substantial; for Configuration B, nonexistent (from the 
user’s  point-of-view) ; and for Configuration C, extremely modest. 
For  example,with all but the computer 
Even so, the amount of engineering 
A further observation relative to user configurations refers  to 
general aviation and the user demanding inexpensive equipment. 
many users  a r e  involved in the general aviation class, it would be desirable 
if their NAVSTAR equipment costs coincided with those of the inexpensive 
user .  
rations and their requirements would show that either Configuration B or  C 
is the most inexpensive system. Configuration C would require further 
study to adapt it to the environmental limitations of the general aviation 
user.  
Because 
However, even a cursory examination of the four specified configu- 
3 
J 
Except for Configuration By all user hardware configurations 
consist of five basic elements: the antenna, receiver, preprocessor, 
computing subsystem, and display subsystem. In Configuration B, the 
computing requirement i s  handled by the cooperating ground station. 
I .  2. 1 Automatic Self-contained User 
Hardware for S S T  Applications 
A block diagram of Configuration A is shown in Figure 2. Trans- 
missions from up to eight satellites a r e  received by the userIs L-band 
curved dipole turnstile antenna. 
in the BINOR receiver. 
kinds of data appearing during satellite transmission - ranging data and 
satellite data. The output of the preprocessor is properly formatted for 
direct entry into the general-purpose computer. Using the range (phase) 
measurements, ephemeris, and other data received from the satellite, 
the general-purpose computer calculates the user Is absolute position and 
presents it to the user via his display and control unit. 
The received signals a r e  demodulated 
The preprocessor processes and decodes the two 
L-BAND 
A N T E N N A  
PREPROCESSOR SUBSYSTEM CURVED DlPOLES/TURNSTILE -------- 
1 ~ 1  
I OSCILLATOR 
I 
Figure 2. Block Diagram of NAVSTAR User Equipment 
Configuration A (Automatic, Self -Contained 
Computation for Supersonic Aircraft) 
T 
L 'i 
i 
4 
7 
7 I 
1.2.2 Automatic, Self-Contained U s e r  Hardware 
For General Aviation 
Configuration AI i s  very  similar to Configuration A except that a 
computer having lower performance and capacity can be  used. 
simplified se t  of equations which this user ' s  equipment would be required 
to  solve is discussed in sec. 3 of vol. II. 
processor and display units a r e  probably in order, modifications to these 
units a r e  relatively minor compared to  the design changes permissible 
in the computing element. 
1.2.3 Automatic, Ground-Aided U s e r  Hardware 
The 
Although less  complex pre- 
The third basic user  equipment configuration (Configuration B) is 
the fully automatic/ground station-dependent user  system shown in 
Figure 3. 
a substantial savings in user  equipment capital investment. 
user  equipment configuration will accomplish this end through the elimina- 
tion of the on-board computer. 
It is recognized that certain classes of system use r s  wil l  want 
This type of 
SATELLITE-USER 
L-BAND ANTENNA 
(CURVED DIPOLES/TURNSTILE) 
COMPRESSION) 
GROUND STATION-USER 
ANTENNA Y 
PREPROCESSOR SUBSYSTEM 
15 WORDS OF 
J 
TRANSMITTER 
MODULATOR 
7-- USER ID AND 
DEMODULATOR 
Figure 3. Block Diagram of NAVSTAR User Equipment 
Configuration B (Automatic , Ground - A ide d 
Computations) 5 
To achieve a navigational fix, the user will make the ranging - tone 
phase measurements as before, but will  relay this information along with 
his identification to  a ground station where the actual computation wil l  be 
performed. 
computed information back to the system user fo r  display. 
fully automatic system, this class of system operationdictates a require- 
ment for a two-way communication link with a ground computing facility. 
Once the fix is computed, the ground station will  relay the 
Unlike the 
A user  having this basic equipment complex wil l  have sufficient 
display capability to perform hand calculations on the r aw satellite data 
i n  event of emergencies when two-way communication with the ground. 
i s  lost. 
It is anticipated that the communication link between the user  and 
ground station wil l  be shared by all users  on a time-multiplexed basis. 
1.2.4 Manually Operated U s e r  Configuration 
The fourth class  of user  equipment configuration (Configuration C) 
is designed for the user  who is satisfied with obtaining fixes having re- 
duced accuracies, and at less frequent intervals,in exchange for greatly , 
simplified and relatively inexpensive user  hardware. 
The basic equipment required i s  depicted in Figure 4 and utilizes 
the TRW-designed MINSCO technique for position determination (see 
sec. 3, vol. 11). Again, the user  equipment contains the basic equipment 
to determine the ranging-tone phase measurements from the navigation 
satellites within the user ' s  field-of-view. These phase measurements, 
along with reference data received on a separate channel, a r e  displayed 
on appropriate equipment. 
to compute his position relative to the nearest  reference point, based 
upon this displayed information. This could be done with the aid of a 
desk calculator and would take a few minutes. 
with temporary storage locations would reduce this time. Computing 
devices of low weight and cost could be developed for this application, 
but the investigation of such hardware was not considered. 
The user  then solves a set  of simple equations 
An electronic calculator 
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Figure 4. Block Diagram of NAVSTAR User Equipment 
Configuration C (Manual Computations) 
1.3 OUTLINE OF OTHER SECTIONS 
Sec. 3 on System Description is presented for reference purposes 
and describes the basic NAVSTAR system, including its key elements and 
major functions. 
ment to other segments of the NAVSTAR system. 
Of primary interest is the relationship of the user  equip- 
Sec. 4 represents the heart of the current user  equipment studies 
and the separate subsecs. 
user  subsystems: antenna, receiver, preprocessor, computer, and 
display and control, respectively. 
4.1 through 4. 5 describe each of the major 
App. B on ranging modulation studies presents the theoretical 
design considerations inherent in the selection of a suitable ranging tech- 
nique for the NAVSTAR system. 
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2.1 
2. SUMMARY 
GENERAL 
The TRW NAVSTAR user equipment studies have resulted in the 
successful design of equipments utilizable in any one of four different 
options or configurations. 
shown in their corresponding block diagrams in sec. 1, Figures 2 
through 4. 
The major elements in each configuration a re  
A very extensive initial effort to derive analytically an optimum 
ranging modulation technique preceded the hardware design phase. 
results of the modulation studies are summarized both in vol. I and app. B of 
this volume. 
superior to the two other ranging schemes (CW fixed tones and pulse 
compression); however,it was decided to design receiver and preprocessor 
hardware for each system. 
is accomplished, it is not always obvious which design concept will be 
most economical to fabricate, particularly where large production volumes 
a re  possible. 
The 
In potential NAVSTAR applications,the BINOR code appeared 
Until a reasonable hardware mechanization 
Design specifications on all the NAVSTAR user subsystems were 
prepared ( see  subsecs. 4.1 through 4.5)  and issued to the major manu- 
facturers in each area of technology. 
the availability of off-the- shelf hardware and to secure cost projections 
for large production orders.  
the computing and display systems. 
The purpose of this was to determine 
This effort was particularly successful for 
I 
In the area of antenna design, TRW breadboarded and tested several  
designs after it was determined that stock items were not available f rom 
industry. This effort, aimed particularly at the SST user ,  revealed gain- 
pattern deficiencies in the previously proposed Archimedian spiral  antenna 
design and validated several  other techniques, such as the curved dipole 
turnstile antenna system. 
The cost objectives underlying the user hardware design a re  met  by 
today' s technology for the supersonic aircraft user.  
figurations,the cost  projections into the 1970 - 1975 period a re  either 
within reasonable bounds or  can be made as explained in subsec. 2 . 3 .  
For  the other con- 
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2 . 2  AVAILABILITY O F  OFF-THE-SHELF COMPONENTRY 
One of the objectives of this study was to determine the develop- 
This mental status of all equipments required by the NAVSTAR user. 
has been successfully accomplished, and the results can best be explained 
in the following manner. 
If a contract were to be let tomorrow for the mechanization of the 
TRW NAVSTAR system, off-the-shelf hardware could be immediately 
secured for the computing and display subsystems. The preprocessor 
presents no special design problems, but since its functions cannot be 
universally applied, it is not available as a regular stock item and must 
be ordered to specifications. 
users, except the supersonic aircraft  user, is readily available in the form 
of a conical-log spiral  antenna system. This, too, can be ordered as a 
supply item. 
the course of the study for the SST user  (the curved dipole turnstile 
antenna and the slotted dipole beam switching antenna), but these config- 
urations require some additional research and development to select 
design parameters for optimum performance. 
An antenna configuration applicable for all 
Several suitable antenna designs have been developed in 
Three different designs have been postulated and carefully analyzed: 
the BINOR code, fixed tones, and the pulse compression systems. A l l  
three systems easily meet the basic NAVSTAR requirements. (Compara- 
tive data on the three modulation techniques a re  given in detail in app. B. ) 
However, when cost and equipment complexity a r e  considered, only the 
BINOR code and pulse compression systems a r e  serious candidates for 
implementation in the NAVSTAR system. 
anized within today's state-of-the-art. 
Either system is easily mech- 
2 . 3  SUMMARY OF USER COSTS 
The design of a NAVSTAR system to meet acceptable navigation 
requirements of accuracy, fix rate, worldwide coverage, etc. , was  never 
really regarded a s  an  extremely formidable engineering undertaking. 
very difficult problem, however, did exist in the engineering selection of 
techniques and equipments reducing user costs below a reasonable thresh- 
old value. 
A 
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Based on the TRW NAVSTAR design, cost information was obtained 
from various sources for the four user  configurations under study (see 
Table I). 
through 1967. Although the period of greatest  interest  is 1970- 1975 (when 
the NAVSTAR system is expected to become operational), very little confi- 
dence can be attributed to "way-out" projected figures unless they are 
firmly based on today's technology and pricing structure. 
accurate 1967 figures, further projections can be made on the basis of 
historical trends,  emerging new technologies, etc. 
The cost  data presented throughout this volume are current  
With  reasonably 
Table I summarizes the average costs for the four NAVSTAR user  
hardware configurations. Tables 11, 111, IV, and V give the supporting 
cost  breakdowns on a subsystem basis for each of the four configurations. 
Cost data for  both BINOR code and pulse compression modulation concepts 
a r e  included. 
a r e  affected by the modulation technique employed. 
However, only the receiver and preprocessor subsystems 
The cost  data associated with the computing and display units were 
obtained f rom major manufacturers; all other pricing information was 
generated internally. 
A review of the data presented in the summary cost  tables reveals 
the following: 
1 )  Configuration A (Table 11) - The major cost item 
(265% of total) is the computer, priced over $20K 
even in large quantities. 
of $33K - $35K is quite reasonable for the SST user ,  
this f igure would be reduced by as  much as 50 per-  
cent in an  integrated inertial/NAVSTAR system. 
The reduction would result  f rom using single com- 
puter and display and control units for both functions. 
Although the total pr ice  
2) Configuration A1 (Table 111) - Again the major cost  
item is the computing element which makes up approxi- 
mately 60 percent of the  total cost. 
$30K is excessive for the general aviation class of user. 
The following alternatives are  available: 
aviation user could utilize configuration B (ground- 
aided computations) as his primary mode of operation; 
or the MINSCO system (configuration C) could be made 
available to the general aviation user by further refine- 
ments of the hardware mechanizations in terms of s ize  
A total of $28K - 
the general 
and weight. 11 
TABLE I 
SUMMARY O F  AVERAGE COSTS FOR SEVERAL 
NAVSTAR USER HARDWARE CONFIGURATIONS 
100 
BINOR Pu l se  
Code Compression 
69,785 62,655 
52,710 45,580 
19,445 12,315 
20,870 13,740 
1,000 
BINOR Pu l se  
Code Compression 
45,925 41,805 
39,960 35,840 
12,425 8,305 
13,620 9,500 
BINOR 
Code 
35,400 
30,350 
8,375 
9,580 
Pul se  
Compressior 
32,780 
27,730 
5,755 
6,960 
A 
A 1  
B 
C 
I 
Automatic, self-contained 
(for supersonic a i rcraf t )  
Automatic, self-contained 
(for general  aviation) 
Automatic, ground- aided 
computations 
Manual computations 
TABLE I1 
SUMMARY O F  AVERAGE COSTS FOR NAVSTAR 
USER HARDWARE CONFIGURATION A 
I 
Unit P r i c e  in  Dollars ( F o r  Ouanti 
100 1 I 000 
Pul se  BINOR BINOR Pu l se  
Subsystem Code Compression Code Compression 
I 
Antenna 
Receiver 
Preprocessor  
Computing 
Display 
Totals 
BINOR 
Code 
12 
Pul se  
Compression 
7,130 6,370 4,410 4,250 
35,700 28,800 
2,960 
4,890 
L, 840 
2,390 
- 
I 15,000 I 5,000 I 4,000 I 
69,785 62.655 45,925 41,805 35,400 32,780 
TABLE I11 
SUMMARY O F  AVERAGE COSTS FOR NAVSTAR 
USER HARDWARE CONFIGURATION A1 
Subsystem 
Antenna 
Receiver 
P rep rocesso r  
Display 
Totals 
Subsystem 
Unit Price in  Dollars ( F o r  Ouant 
100 1 ,000 
Code Compression Code Compression 
BINOR Pu l se  BINOR Pulse 
325 275 
- 
7,130 6, 370 4,410 4,250 
11,630 5,260 7,440 3,480 
3 60 300 
19 ,445 12, 315 12,425 8.305 
Antenna 
Receiver 
Pr epr  oc es s or 
Computing 
Display 
Totals 
1,000 10,000 
BINOR Pu l se  BINOR Pu l se  
250 
7 ,130 6,370 4,410 4,250 2,960 2,840 
11,630 5,260 7,440 3,480 4,890 2,390 
27,700 22,900 18,300 
6,000 5,000 4,000 
52 ,710 45,580 39,960 35,840 30,350 27,730 
TABLE IV 
SUMMARY O F  AVERAGE COSTS FOR NAVSTAR 
USER HARDWARE CONFIGURATION B 
ies Shown) 
10,000 
Pulse BINOR 
250 
2,960 2,840 
4,890 2.390 
275 
13 
TABLE V 
SUMMARY OF AVERAGE COSTS FOR NAVSTAR 
USER HARDWARE CONFIGURATION C 
Subsystem 
Unit P r i c e  in Dollars (For Quantities Shown) 
100 1,000 10,000 
BINOR Pulse  BINOR Pulse  BINOR Pulse  
Code Compression Code Compression Code Compression 
Antenna 
Receiver 
Preprocessor 
Computing 
250 
7 ,130  6,370 
11,630 5,260 
1,500 
210 200 
4,410 4 ,250  2 ,960  2,840 
7,440 3,480 3,890 2 ,390  
1 ,260  1,255 
Display 
Totals 
3 )  Configuration B (Table IV) - The associated costs for 
ground-aided computations ($6K - $8K in  large quanti- 
360 300 275 
20,870 13, 740 13,620 9 ,500  9 , 5 8 0  6 ,960  
ties) should be acceptable, particularly for commer- 
cial applications. 
projected into 1970 - 3975 making a $3K - $4K system 
available for  users  of this mode of operation. 
A 50 percent cost reduction is 
4) Configuration C (Table V) - This configuration is most 
promising for the user  desiring very inexpensive equip- 
ment and an independent capability of satellite navigation. 
The total price tag presented, $7K to  $iOK - with 50- 
percent cost reductions, $4K to $5K- can be projected 
for the 1970's. This configuration utilizes the TRW- 
designed MINSCO technique and was created as a clear 
low-cost alternative to the basic NAVSTAR concept. 
The MINSCO design was generated late in the effort, 
but additional cost savings in the receiver and pre-  
processor subsystem designs may result from further 
study. 
Cost savings are anticipated as refinements a r e  imple - 
mented in the MINSCO design. 
Configuration C user  hardware may be available in the 
$2K to $3K price range in the 1970's.  
For  large quantities, 
i 
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1 3.  SYSTEM CONFIGURATION 
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The NAVSTAR network consists of satellites using synchronous 
inclined orbits. For worldwide coverage, 16 satellites would be placed in 
two orbit planes inclined 18.5 to the equator with their nodal lines 157. 5O 
apar t  as depicted in Figure 5. For  an  interim system that would cover, 
for example, the Atlantic Ocean, a four-satellite network could be esta- 
blished. 
satellites broadcast in time sequence. 
navigation signal in its own assigned time slot. 
a r e  accurately timed relative to each other by ultra-stable oscillators 
on board each satellite, a NAVSTAR user can measure range differences 
between the satellites by measuring the time difference between receipt 
of the ranging signals. 
position both in earth coordinates and altitude. 
pairs  of satellites on opposite sides of the globe would be assigned the 
same time slot. Consequently, eight satellites will be time-division 
multiplexed s o  that each satellite repeats its ranging signal every eight 
time slots. 
0 
The satellite transmissions a re  time-multiplexed so that the 
Each satellite radiates a precise  
Since the satellite signals 
Four satellites a re  sufficient to locate a user 
For  the worldwide system, 
Figure 6 portrays an  interim system of four satellites covering the 
Atlantic Ocean and shows the operations and functions of the system ele- 
ments. 
tion in its' assigned time slot on a single L-band carrier. 
satellites contain a transponder to relay satellite tracking data f rom two 
remote tracking stations to a central ground station. 
L-band uplink and downlink carriers which are assigned L-band frequencies 
that will not interfere with reception of the satellite navigation signal by 
system users  and ground stations. 
Each satellite repeatedly transmits range and certain data informa- 
In addition, the 
This relay link uses 
The remote tracking stations track each satellite by receiving the 
satellite navigation transmissions and determining the range and satellite 
ID information. 
day are  continually relayed via an L-band transmitter and the satellite 
transponders to the central ground station. 
These data together with ground station ID and time of 
15 
16 
\ 
. 
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The central ground station contains the data processing computer 
which continually tracks the ephemeris and oscillator drift of each 
satellite. 
ephemeris and oscillator dr i f t  correction data to each satellite via an 
S-band command link. The data a r e  stored on board and subsequently 
broadcast to system users a s  part  of the navigation signal broadcasts. 
Other functions of the central station a r e  generation of satellite commands 
and reception of satellite telemetry via an S-band telemetry car r ie r  from 
each satellite. In addition, the central station performs the tracking 
function of a remote tracking station,thereby providing additional tracking 
data for the computer. The computer can also be used to  display the 
telemetered status of each satellite. 
The computer generates and periodically updates satellite 
The satellite navigation signal broadcasts a r e  received by the 
NAVSTAR users,and position fixes a r e  computed from the range and satel- 
lite data information. 
whichever method of position computation ( i s  e. Configuration A, A 
he chooses and for which he is equipped. In Configurations A and A 1 ,  the 
computation is done by a digital computer and the position coordinates 
a r e  displayed for the user 's  information. In Configuration B, the range 
data a r e  automatically relayed to  a ground station via a COMSAT data link. 
The ground station computes the position fixes and sends these data back to 
the user over a COMSAT data link for display to the user.  In Configuration 
C (the manual mode), the received range and satellite data are displayed 
visually for the user. 
position fixes by hand with the aid of an electronic calculator. 
for certain users ,  position f k e s  or raw-range data are relayed to an  air 
traffic control center (ATC) again via a COMSAT data link. 
Any NAVSTAR user has the option of employing 
B, -C) 1' 
F r o m  the displayed data, the user calculates the 
Finally, 
Figure 7 shows NAVSTAR R F  links and simplified block diagrams 
for each element in the system. 
a r e  not shown in this figure. 
The COMSAT data links discussed above 
'* I s . 
,- 
" .^* 
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4. USER HARDWARE DESCRIPTION 
4.1 ANTENNA SUBSYSTEM 
4.1.1 INTRODUCTION 
4. 1. 1. 1 Scope of Effort 
The TRW study effort for a NAVSTAR user  antenna design was per -  
formed primarily in-house using both analytical and empirical measure - 
ment techniques. 
Based on the technical skills of TRW's senior antenna designers, 
previous TRW experience, and an extensive l i terature review, certain 
antenna configurations were postulated a s  candidate systems for the typi- 
cal  NAVSTAR. user  ( see  Table VI).  
breadboarded and subjected to extensive testing at one of TRW's antenna 
ranges. 
desired antenna configurations. 
The most promising designs were 
These test results were used iteratively to synthesize several  
In addition, a survey was conducted throughout the segment of 
industry which specializes in the manufacture of airborne antenna sys - 
tems. 
availability of off -the -shelf hardware meeting the specified requirements; 
and (2)  to obtain an estimate of recurring costs f o r  large quantity pro- 
duction of current and projected 1970-1975 designs. 
The purpose of the survey was twofold: (1) to  determine the 
4. 1. 1. 2 Preliminary Specifications 
The initial step in this effort was to establish a l ist  of realistic 
design objectives or preliminary specifications for all subsequent activity. 
Table VI1 represents the preliminary specifications derived f rom round- 
table discussions between the key participating designers on the TRW 
NAVSTAR program. 
antenna specifications are the result  of extensive tradeoff analyses be- 
tween a number of interacting parameters.  
tradeoffs include: 
gain a s  a function of user  antenna gain; satellite ground coverage a s  a 
function of user  antenna radiation pattern; and acquisition time and sys-  
tem complexity as a function of multimode user antenna configurations. 
Like all subsystem design goals, the NAVSTAR user 
Some of the more important 
satellite transmitter power output and satellite antenna 
2 1  
TABLE VI 
SUMMARY OF ANTENNA CONFIGURATIONS 
' '1 
NAVSTAR 
U s e r  
Applicatior 
Inadequate 
Radiation 
Pat tern 
Directional 
Relative 
c o s t  
$500.00 
500.00 
975.00 
200.00 
Gain 
6.0 db 
Peak 
5.3 db 
Peak 
3-6 db 
over 160' 
cone 
Mounting 
Flush 
Flush 
Flush 
Medium 
Profile 
Dimension 
Circular- 
Bain. dia Planar  Spiral 
(4-arm) 
X I  , 
* .  
Inadequate Directional Circular - 
5-in. dia Planar Spiral 
(4-arm\ 
Y 
Hemispherica 7 ~ 2 . 5 ~ 1 . 9  in Super sonic 
a i rcraf t  Slot Dipoles 
Beam Switching ____--- .,
II 
Hemispherica Cone shape 
7-in. height 
Subsonic 
a i rc raf t  
and marine 
vessel  
0 to 5 db 
over 160' 
cone 
0-4 db 
over 160' 
cone 
0-4 db 
over 160' 
cone 
-2 to  4 dl 
over 160' 
cone 
Conical - Log 
Spiral 
Hemispherica Hemi spherical 
2-112 in. ht. 
3-in. rad 
Super sonic 
a i rcraf t  
I 
250.00 
250.00 
300.00 
Low 
Profile 
LOW 
Profile 
L O W  
Profile 
Curved Dipole 
Turnstile 
Supersonic 
a i rc raf t  
Hemi spher i c a  
2-in. rad 
Hemispherica 
Curved Cross-  
2 i n  height 
2-1/2-in. rad 
Super sonic 
a i rcraf t  
Hemispherica 
Dome 
Surface Log 
Spiral 
2 
TABLE VI1 
" 1  
d 
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NAVSTAR USER ANTENNA CHARACTERISTICS 
Frequency: 
Polarization: 
Axial ratio: 
Antenna pattern: 
Gain: 
Multipath 
rejection ratio: 
Input VS W R : 
Configuration: 
L-band, 1540 to 1600 MHz 
Circularly polarized 
55 db 
Upper hemispherical, conical beamwidth 
greater than *80° about axis 
20 db relative to isotropic 
210 db 
4 . 5 :  1 referenced to a 50-ohm impedance 
For  supersonic aircraft ,  minimize aero-  
dynamic effects 
I 
As  with all other user  equipment subsystems, the optimizing c r i -  
All  terion for selecting one antenna configuration over another is cost. 
references to cost in this study refer to the per-unit production cost 
which the ultimate user  will have to pay in order to benefit from the 
NAVSTAR network. 
Table VII lists the basic requirements for the user ' s  antenna sys- 
tem(s ) including: near-upper hemispherical coverage having high rejec- 
tion to  lower hemisphere signals; operating frequencies within the L-band 
and a bandwidth of approximately 5 MHz; antenna gain of at least 0 dbi with 
respect to a circularly polarized standard over a cone area of 160°; and 
a n  axial ra t io  within 5 db. 
specified NAVSTAR U s e r  Antenna specification a r e  given below. 
A further explanation and justification for the 
4 .  1 .  1 . 2 .  1 Antenna Gain and Pat tern Coverage 
The upper hemispherical pattern requirement represents optimum 
coverage for the user antenna since i t  will enable the user  to receive 
signals from a greater number of satellites (as many as eight can be seen 
in certain geographical locations). 
the user (beyond the minimum of three or  four) will,  in many instances, 
improve the system accuracy. 2 3  
The additional satellites visible by 
A cone of 160° coverage at  0-dbi gain was considered to be both 
adequate and practical for the NAVSTAR system described in sec. 3. 
Subsequent tradeoff analyses between satellite transmitter power, sate1 - 
lite antenna gain, user antenna gain, and user receiver sensitivity con- 
firmed the desirability and reasonableness of the 0-dbi gain figure for the 
user antenna systems. 
In addition, i t  was felt that the user  antenna should have a minimum 
backlobe so that very little of the noisy ear th  environment (including 
multipath) will be illuminated when the antenna is operating in  i ts  normal 
po s it ion po int ing skyward. 
4. 1. 1. 2.2 Polarization 
'Circular polarization was selected because i t  possesses desirable 
characterist ics for rejecting multipath signals and provides the best 
overall system performance in a reas  of atmospheric and rainfall effects. 
Multipath rejection is accomplished when reflection from ground o r  water 
reverses  the sense of circular polarization. 
their reversed polarization sense a r e  then partially rejected by the c i r  - 
cularly polarized user  antenna. 
The reflected waves with 
4. 1. 1. 2. 3 VSWR 
The antenna bandwidth is usually defined a s  the frequency band for 
a given VSWR which is the ratio of the antenna impedance to the trans - 
mission line impedance. The antenna impedance, which is frequency- 
dependent, depends on many factors, such as geometry and proximity 
to surrounding objects. 
user  antenna is established for a VSWR of less  than 1. 5:l over a 10-MHz 
band. 
the 1. 5:l value was considered to be consistent with the receiver design . 
and certainly can be realized easily with current antenna design 
techniques. 
The specified antenna impedance for a NAVSTAR 
This VSWR limit could be improved to perhaps I. 3 : l ;  however, 
4. 1. 1. 2.4 Axial Ratio 
The axial ratio of an antenna radiation pattern is an indication of 
the antenna's circular quality and should be maintained a t  a small  value. 
A s  the axial ratio becomes lower, smaller polarization losses result. 
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, b For example, based on a 2-db axial ratio for the satellite antenna and a 
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5-db axial ratio user  antenna, the polarization loss will be between 0. 1 
to 0.68 db. 
major axes of the satellite transmit antenna and the user  receive antenna. 
When the two axes coincide, the polarization loss is at a minimum; when 
the major axes are orthogonal to each other, a maximum polarization 
loss occurs. 
The range of losses will depend on the orientation of the two 
4. 1. 1. 3 Outline of Other Subsections 
The subsequent paragraphs of the user  antenna study report  con- 
tain the following subsections: 
1) Summary - This subsection presents a brief synopsis 
of the significant study results and conclusions. 
2) Design Approaches - This subsection discusses in 
some detail the major antenna configurations which 
were considered during the study. 
3) Breadboard Modeling - This subsection presents 
technical descriptions and test  data on several  antenna 
configurations which were breadboarded and tested. 
4) Cost - This subsection contains comparative cost data 
on several  candidate antenna systems. 
4.1.2 SUMMARY 
As a resul t  of this study effort, which included a cri t ical  examina- 
tion of the candidate antenna systems shown in Table VI, several  inlpor- 
tant concepts evolved in the area of NAVSTAR user  antenna design. The 
significant findings discussed further in  the subsequent sections a r e  
summarized below. 
4.1.2. 1 Number of U s e r  Antenna Configurations 
Because a single antenna configuration cannot be optimized for all 
classes of u se r s  and supersonic a i rcraf t  cannot tolerate appreciable pro - 
trusions due to drag effects above the surface, most candidate systems 
which are not flush-mounted a r e  eliminated. 
25 
4. 1.2.2 Coverage Requirement 
0 The 160 -antenna coverage at  even 0 dbi represents a very difficult 
design problem, particularly for the supersonic aircraft  application. 
Most known single-element antenna designs which a r e  flush-mounted will 
not meet this requirement because of restrictions in the antenna geometry. 
To obtain reasonably good upper hemispherical coverage, either some 
form of surface protrusion should be provided, or multi -element antennas 
should be used. 
4. 1. 2. 3 Archimedean Spiral Antenna 
The flush-mounted Archimedean spiral design originally proposed 
was found experimentally to be inadequate for NAVSTAR user applications 
because of narrow ( A 5 0  cone) beamwidth limitations. Breadboard model- 
ing has demonstrated that no appreciable improvement in coverage is 
realized by operation in a dual -mode (normal and axial) configuration. 
4. 1. 2.4 Availability of Off-the-shelf Hardware 
0 
N o  off -the -shelf antenna systems a re  available which meet the spec - 
ified requirements for the supersonic aircraft  user.  Most companies 
responding to our industry survey indicated research and development 
effort (in the area of $50, 000 to $100, 000) would be required before a 
satisfactory design could be developed. 
4.1.2. 5 Recommended Design for SST Applications 
The antenna design which TRW recommends for the SST is a low 
profile design of a modified turnstile antenna. 
has breadboarded and tested, consists of a pair of curved dipoles mounted 
approximately 2-1/2 in. above a metal surface. 
configuration utilizes the height and curvature of the a r m s  to produce an 
antenna pattern of near upper hemispheric coverage. Pat tern measure- 
ments conducted on a breadboard model have produced encouraging 
results. However, additional measurements and refinements a r e  required 
before the present design can be finalized. 
4.1.2.6 Recommended Design for Other NAVSTAR Users 
This design, which TRW 
The turnstile antenna 
For applications where drag is no problem, 
This TRW recommends is the conical log spiral. 
26 
the antenna design which 
antenna configuration is 
well understood, has wide applicability, and i s  relatively easy to design and 
comparatively inexpensive to fabricate. 
4. 1.2.7 Other Antenna Designs 
A beam-switching antenna system was also investigated as  a brute- 
force approach towards solving the SST user  requirements with a flush- 
mounted system. 
offers considerably better gain and coverage performance over either the 
turnstile or  conical spiral  designs (See Figure 8). 
advantages of this design relative to the conical log spiral  a r e  cost and 
system complexity. 
This configuration consists of three slot -dipoles and 
The major dis- 
I I I I I I I \  
0 10 20 30 40 * 50 60 70 80 
ANGLE'OF THE ANTENNA AXIS -8  I(  ) 
Figure 8. Comparison of User Antenna Design Gain 
4. i .  2. 8 Comparative Costs 
Table VIII presents the recurring cost data for candidate NAVSTAR 
user  antenna configurations. 
and do not include prices for nonrecurring engineering and development. 
The estimates were internally generated 
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TABLE VI11 
Unit Pr ice  in Quantities of: 
Ant e nna 
Configuration 100 1000 10,000 
Conical log spiral $250 $210 $200 
Curved dipole turnstile $325 $275 $250 
Beam switching $975 $825 $785 
(Slot -dipoles) 
C 
COMPARATIVE COSTS O F  CANDIDATE 
NAVSTAR USER ANTENNAS 
I I I 
4.1.3 DESIGN APPROACHES 
Early in the study i t  was determined that no one antenna system 
could be designed which would optimize performance for all classes of 
NAVSTAR users .  
circularly polarized antenna system having broad coverage characteristics 
can be provided most easily by a surface -mounted configuration. Because 
of aerodynamic drag effects, a different approach had to be taken for  the 
SST user  who preferred a system which was either flush-mounted or had 
minimum surf ace p rot ru s ion s . 
This is  immediately obvious when one considers that a 
Consequently, this subsection is correlated with the study effort and 
presents the T R W  activities in the two categories: 
and marine vessel antenna systems, and (2)  high-performance supersonic 
aircraft  antenna systems. 
(1) subsonic aircraft  
4. 1. 3. 1 Subsonic Aircraft and Marine Vessels - 
Conical Log -Spiral Antenna 
Much design information i s  reported in the literature pertaining to 
This configura- conical log-spiral antennas (see Refs. 
tion has been demonstrated to possess radiation and impedance character 
istics which can be varied a t  the designer's option. 
antenna is relatively easy to design and comparatively inexpensive to 
fabricate. 
2, 8, 9 and 10). 
Additionally, this 
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4. 1. 3. 1. 1 Design Parameters  
The antenna performance of a conical log-spiral antenna can be 
properly specified in te rms  of the following five parameters:  
1) Included cone angle, 
2) Armwidth angle, 6 
3) Spiral  rate, CY 
4) Base diameter, D 
5) Apex diameter, d 
A conical log-spiral antenna with these parameters i s  shown in 
Z Figure 9.  
Figure 9. Conical Log-Spiral Antenna 29 
Table M summarizes performance characteristics for a two-arm 
configuration, as reported in Ref. 2. 
Cone Aggle 
ZOO( 1 
20 
20 
20 
20 
TABLE IX 
PERFORMANCE CHARACTERISTICS FOR A 
TWO-ARM CONFIGURATION 
Be amwidth 
Half -Power Points S pi r a AR a te 
a (  1 (O) 
82 60 - 70 
73 70 - 80 
60 160 - 180 
45 180 - 200 
The apex diameter, d, and the base diameter, D, a r e  normally 
selected for the highest and lowest frequency of operation. 
4. 1. 3. 1. 2 Recommended Design Characteristics 
For the NAVSTAR user application,the dimensions of the conical 
log-spiral design should be selected to produce a good axial ratio. 
can be accomplished by using the design parameters as presented in 
Table X. 
This 
TABLE X 
RECOMMENDED DESIGN PARAMETERS FOR A 
CONICAL LOG -SPIRAL ANTENNA 
28 = zoo 
0 
(Y = bo0 
d = 0. 7 in. 
D = 2.7 in. 
6 = 90° 
4.1.3.1.3 *
The conical log-spiral design i s  suitable for mast mounting a s  well 
a s  for normal installation above the aircraft  surface. This design is 
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recommended primarily for  subsonic a i rcraf t  and marine vessel users .  
However, i f  space can be made available in the tail region of the aircraf t ' s  
vertical stabilizer,it should be possible to install the conical antenna sys - 
tem on a supersonic a i rcraf t  as well. (This approach may not be practical 
since all available space in the tail region is generally preempted by 
higher priority antenna requirements .) 
4. 1. 3. 1.4 Related TRW Experience 
TRW has achieved excellent results on current military programs 
for a design of a conical log-spiral antenna operating in S-band (a  typical 
antenna pattern i s  shown in Pattern No. 1, Figure 16). Its significant 
characteristics include the following: 
1) 
2) 
Maximum gain of +5 dbi a t  Oo 
2 dbi gain over 140° and -0.5 dbi gain over 160° 
3) Axial ratio within 4 db. 
The gain measurements have included losses through the fiberglass 
radome. 
4. 1. 3. 1. 5 Summary 
Based on the empirical data indicated above and the parameters 
specified in par. 4. 1. 3. 1 . 2 ,  i t  can be shown that for an L-band design the 
conical log-spiral antenna will meet more than adequately all specified 
design objectives. 
entire 160 
In particular, the expected gain will be 0 db over the 
0 cone of coverage with the axial ratio within 5 db. 
4. 1.3.2 Supersonic Aircraft  
4. 1. 3. 2. 1 Archimedean Spiral Antenna 
Four-Arm Spiral. Major emphasis was given initially to a cavity- 
backed, four -arm spiral  antenna as a design approach for supersonic 
aircraft .  
ence pattern of circular polarization could be obtained for the same 
radiating element. 
out-of -phase currents,  two modes of pattern generation could be achieved: 
By dual feeding the four -arm spiral  antenna, a sum-and-differ - 
By arranging the applied excitation for in-phase or 
3 1  
1) Axial Mode - This radiation pattern is represented by a 
single lobe with maximum field along the axis of the 
antenna. The pattern is obtained by exciting the spiral  
a r m s  to produce in-phase currents.  
2) Normal Mode -Another radiation pattern with a mini- 
mum field on-axis and maximum field off the antenna 
axis is obtained by exciting the spiral  a r m s  out of 
phase. 
The antenna configuration, its associated excitation network, and 
the dual mode pattern characterist ics a r e  illustrated in Figures 10 and 11. 
By switching between the two modes, it was initially predicted that the 
gain coverage would be adequate for the NAVSTAR user  application. 
Subsequently, a two-arm spiral  was laboratory-tested to demon- 
strate the anticipated characterist ics.  
fully id par. 4. 1.4. 1. 
The results are described more 
Two-Arm Spiral. Since the two-arm spiral  antenna was readily 
available in-house i t  was used for the laboratory testing. 
pattern characterist ics of the two-arm design resemble, in many respects, 
those of the four -arm configuration. 
two is  in the manner of excitation required to generate the sum and dif- 
ference patterns. 
and detailed test results a r e  presented in par .  4. 1.4.2. 
However, the 
The basic difference between the 
The excitation circuit along with the antenna dimensions 
The test  results on the Archimedean spiral  antenna design show only 
a slight improvement in coverage achieved by dual-mode operation. 
Gain/pattern measurements show a -4 dbi gain over a 160 
age. Consequently, i t  was concluded that the dual-mode spiral  design 
(whether two-arm or four -arm) is inadequate for the NAVSTAR user 
applications. 
0 cone of cover- 
4. 1. 3. 2. 2 Curved Dipoles Turnstile Antenna 
This antenna configuration consists of a pair of curved dipoles 
The overall mounted approximately 2-1/2 in. above a ground plane. 
dimensions of the antenna a r e  shown in Figure 12. 
The operating principle of this antenna is similar to the conventional 
flat turnstile antenna where equal magnitude quadrature currents a r e  
required from the orthogonal dipoles to produce circular polarized radi- 
ation. The subject antenna uses a 90° hybrid coupler to provide the 
3 2  
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EXC I TATlON NETWORK 
INPUT - 
ISOLATED - 
HY BRI D 
JUNCTION 
1 3  
4 
n 2  
PORT2 PORT1 
A I: 
EXCITATION NETWORK 
PORT 1 - RECEIVE AXIAL MODE ANTENNA PATTERN 
PORT 2 - RECEIVE NORMAL TOROIDAL BEAM PATTERN 
PHASE RELATIONSHIP 
Figure 10. Four-Arm Spiral Antenna and Associated 
Excitation Network 
3 3  
42 P 
AXIAL MODE PATTERN 
1 
5" NORMAL MODE PATTERN 
Figure 11. Archimedean-Spiral Antenna Pattern Modes 
FIBERGLASS 
Figure 12. Curved Dipole Turnstile Antenna 
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necessary quadrature current relationship. 
curved a r m s  wer e carefully selected to  give a broad pattern uniformly 
distributed in the front of the antenna. The conventional turnstile design 
using flat dipoles provides very poor radiation patterns (high axial ratio) 
for large angle off -the -antenna axis. This condition prevails since the 
flat dipoles design i s  insensitive to vertical fields from high angles off 
the antenna axis. By curving the dipoles, however, the vertical field is 
properly received. 
The 2-1 /2  in. height and the 
Preliminary pattern measurements on a curved a r m  turnstile design 
using a very crude model have yielded encouraging results.  
board model exhibited a very high VSWR of 9 : l  a t  a test frequency of 
1. 5 kMHz and the principal plane patterns were not symmetrical. Conse- 
quently, the antenna model did not perform optimally. However, the pat- 
tern results demonstrated that the antenna can receive vertical fields a s  
well a s  horizontal fields over the cone angle of 160 . 
The bread- 
0 
By careful construction and determination that the two crossed ele- 
ments a r e  identical and in proper phase relationship, the design is 
expected to produce a near hemispheric coverage. 
have a minimum gain of f O  dbi over the 160° cone and an axial .ratio within 
5 db. 
patterns measured on the individual dipole. 
sec. 4. 1.4. 
The antenna should 
These performance predictions a r e  based on the E - and H-plane 
For  further details see  
4. 1. 3 .  2. 3 Slot-Dipole Beam Switching Antenna 
Another candidate antenna design for the supersonic aircraft  user 
which i s  flush mountable is  a beam switching system with three slot- 
dipole antennas. 
(See Ref. 4.) 
A typical configuration is shown in Figure 13. 
The slot-dipole element produces circular polarization in a rec  - 
tangular slot by placing a parasitic dipole in the aperture plane. 
dipole element has the normal slot pattern of a very broad fan beam, which 
is particularly useful in designing beam switching systems for broad 
coverage applications. 
the gain should be a t  least  3 dbi over a circular isotropic source and over 
a 160° cone.’ 
The slot- 
For the configuration shown in Figure 13, 
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SLOT - DIPOLE BEAM SWITCHING ANTENNA 
SLOT-D 1 POLE ELEMNT 
AIRCRAFT BODY 
DIMENSION IN INCHES 
Figure 13. Slot-Dipole Beam Switching Antenna 
Only the highest performance aircraf t  will require this antenna. I t  
can be expected that the SST class of user  will also ca r ry  an inertial sys-  
tem for attitude reference redundancy, and interpolation. The initial data 
can readily be used to switch between antennas. 
sensor could be used. 
and coverage than any other antenna considered. 
Alternatively, an R F  
In any event, this configuration yields better gain 
4.1.4 BREADBOARD MODELING 
Ear ly  in the study i t  became apparent that the NAVSTAR user  
antenna design for the supersonic a i rcraf t  application was not trivial. 
Gathering empirical data through breadboard modeling became necessary 
in order to verify the predicted performance capabilities of the more 
promising candidate antenna systems. 
r 
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Of the two antenna configurations tested (i. e . ,  the two-arm 
Archimedean spiral  and the curved dipoles turnstile) most of the effort 
was devoted to the former design since i t  was originally proposed and had 
sound theoretical bases. However, sufficient data was collected on the 
second configuration to justify the stated conclusions. 
1 
The breadboard construction, test  methods, and results a r e  pre-  
sented in the succeeding sections. (See Figures 14 through 55. ) 
4. 1.4. 1 Cavity-Backed, Archimedean Spiral 
A picture of the spiral  test  model is shown in Figure 14. A 
spiral  element is mounted at the mouth of a closed-back cavity. 
spiral  diameter a s  measured across  the mouth of the cavity is 6 in. 
cavity depth is 2 in. 
spiral  excited by a colinear balun to obtain axial mode (Mode 1) patterns. 
(See Figures 17 through 25, patterns 2 to 11.) 
circuit for axial mode pattern is  shown in Figure 14. 
was mounted externally to the cavity. 
transmitting source was used while the patterns were being recorded. 
Therefore, the axial ratio information may be obtained from the individual 
pattern directly. 
The 
The 
Pat tern measurements were first made with the 
The excitation 
The balun 
A rotating, linearly polarized 
With the spiral  excited by a colinear balun, principal 
Figure 14. Cavity-Backed Archimedean 
Spiral (Mode 1, Test Model) 
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patterns were recorded over the frequency range of 1560 to 1640 MHz in 
40 MHz increments (patterns 2 through 5). Patterns were also recorded 
on a rectangular chart  for two frequencies: 1560 MHz and 1600 MHz 
(patterns 5 and 6). In addition, conical patterns were recorded in 20 0 
increments for a frequency of 1560 MHz (patterns 7 to 11). 
terns exhibit a cos 0 type of beam with a half-power beamwidth of approx- 
imately 75O. 
pattern theoretically should have 9 db in directivity. 
able losses associated with a balun, stripline dielectric backing, and 
cavity arrangement, the on-axis antenna gain was measured to be 4-5.3 dbi. 
These pat- 
3 
3 
The axial ratio is within 1 db over the 160° cone. A cos 0 
Because of unavoid- 
Pat terns  were again measured with the test  antenna excited in  an 
unbalanced manner to obtain patterns with a maximum field off the antenna 
axes, a Mode 2 pattern for the spiral. 
shown in Figure 15. 
to 21. 
of 1560 to 1640 MHe in 40 steps. 
cal  cut patterns. In addition, rectangular recording was made for f r e -  
quencies 1560 and 1600 MHz (patterns 1 9  to 21). 
The excitation configuration is 
The recorded patterns a r e  shown in patterns 12 
Patterns  12 to 14 a r e  principal plane patterns for frequency range 
Patterns 15 to 18 a r e  20° steps in coni- 
Pat tern 20 is recorded 
1 
i 
! ”I
Figure 15. Cavity-Backed Archimedean Spiral 
{Mode 2, Test Model) 
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in an identical condition to pattern 19 except the antenna was mounted on 
a 3-ft square ground plane. 
to make the pattern more directional and also increases the axial ratio 
from 2 db to 10 db. 
Gain measurement was conducted at 1560 MHz using a linear standard 
horn for comparison and then converted to a gain with respect to a circu- 
l a r  polarized source. 
occurs approximately 40 
The result  shows that the ground plane tends 
The antenna model had a VSWR of 1.3:l at 1560 MHz. 
The peak gain was determined to be 0 dbi. It 
0 off the ai:tenna axis. 
By comparing pattern 5 with pattern 19 and noting the respective 
peak gain level, it is seen that there is little advantage in operating the 
spiral  in a dual-mode. 
as the Mode 2. 
comparison with other designs. 
The Mode 1 pattern has almost as  wide a patfern 
(The pattern study results a r e  plotted in Figure 8 for 
Figure 16. Pattern No. 1, TRW Figure 17. Pattern No. 2, 
S-Band Conical Log- Archimedean Spiral ,  
Spiral $I = 00, Var.8 (Mode 1 excitation), 
1560 MHz, Var. 8 ,  
4, = 00 
J 
I P 
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Figure 18. Pattern No. 3,  Figure 19. PatternNo. 4, 
Ar  chimed ean Spir a1 , 
(Mode 1 excitation), 1640 MHz, Var .  '8, 
(Mode 1 excitation), 
1600 MHz, Var .  8 ,  + = o o  
+ =  00 
Figure 20. Pattern No. 5, Archimedean Spiral (Mode l ) ,  
1560 MHz, Var. 8 ,  + =  Oo 
c 
i 
40 
Figure 21. Pattern No. 6, Archimedean Spiral (Mode 1) 
1600 MHz, Var. 0 ,  9 =  Oo 
Figure 22. Pattern No. 7, 
A r chimede an Spi r a1 , 
(Mode l),  Conical 
Cut, 1560 MHz, 
Var. e ,  d = OO 
Figure 23. Pattern No. 8, 
Archimedean Spiral, 
(Mode l), Conical 
Cut, 1560 MHz, 
Tar. e, 9 = 20° 
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Figure 24. Pattern No. 9, Figure 25. Pattern No. 10, 
Archimedean Spiral, Arc himedean Spi r a1 , 
(Mode l),  Conical (Mode l), Conical 
Cut, 1560 MHz, Cut, 1560 MHz, 
Var. e, $ =  40° Var .  8, + = 60° 
Figure 26. Pattern No. 11, Figure 27. Pattern No. 12, 
Archimedean Spiral, Archimedean Spiral, 
(Mode l) ,  Conical (Mode 2), 1560 MHz, 
Cut, 1560 MHz, Var. e, 9 = 00 
Var .  8b 4 = 80° 
42 
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Figure 28. Pattern No. 13, 
Archimedean Spiral, 
(Mode Z ) ,  1600 MHz, 
Var.  6 ,  + =  Oo 
I 
Figure 30. Pattern No. 15, 
Archimedean Spir 1, 
(Mode 2), 1560 MHz, 
Var .  6, 9 = ZOO 
Figure 29. Pattern No. 14, 
Archimedean Spiral, 
(Mode Z ) ,  1640 MHz, 
Var .  8 ,  4, = 00 
Figure 31. Pattern No. 16, 
Archimedean Spir 1, 
(Mode 2), 1560 MHz, 
Var.  6 ,  9 = 40° 
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Figure 32. Pattern No. 17, Figure 33. Pattern No. 18, 
Archimedean Spiral, Archimedean Spiral, 
(Mods: 2), 1560 MHz, (Mode Z ) ,  1560 iMHz, 
Var .  e, (9 = 60° Var. 8 ,  = 80° 
Figure 34. Pattern No. 19, Archimedean Spiral, 
(Mode Z ) ,  1560 MHz, Var. 8 ,  (p = 00 
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Figure 35. Pat tern No. 20, Archimedean Spiral, 
(Mode 2), On 3' square ground plane, 
1560 MHz, Var. 9, $ =  Oo 
Figure 36. Pattern No. 21, Archimedean Spiral (Mode 2), 
1600 MHz, Var. 9, $ = Oo 
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Figure 37. Pattern No. 22, Figure 38. Pattern No. 23, 
Curved Dipole Turnstile 
Antenna E - Plane Antenna H - Plane 
Pattern with Orthog- 
onal dipole terminated, 
1500 MHz, 1500 JMHz, 
Curved Dipole Turnstile 
Pattern with Orthog- 
onal dipole terminated, 
Figure 39. Pattern No. 24, Figure 40. Pattern No. 25, 
Curved Dipole Turnstile 
Antenna, 1500 MHz, Antenna, 1500 MHz, 
Ve r ti c a1 P ol a ri zati on, 
Var. 8 ,  += 00 Var .  8 ,  + = OO 
Curved Dipole Turnstile 
Horizontal Polarization, 
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Figure 41. Pat tern No. 26, Figure 42. Pattern No. 27, 
Curved Dipole Turnstile 
Antenna, 1500 MHz, Antenna, 1500 MHz, 
Vertic a1 Polarization, 
Var. e ,  + =  450 Var. 0 ,  + = 45O 
Curved Dipole Turnstile 
Ho r i z ontal P 01 a ri z ati on, 
Figure 43. Pat tern No. 28, Figure 44. Pattern No. 29, 
Curved Dipole Turnstile 
Antenna, 1500 MHz, Antenna, 1500 MHz, 
Vertical Pola ri zation , 
Var. 0 ,  = 90° Var. 0 ,  + = 90° 
Curved Dipole Turnstile 
Horizontal Polarization, 
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Figure 45. Pattern No. 30, Figure 46. Pattern No. 31, 
Curved Dipole Turnstile 
Antenna, 1500 MHz, Antenna, 1500 MHz, 
V e r  tic a1 Polarization, 
Var .  8, 9 = 135O Var .  6, 9 = 135O 
Curved Dipole Turnstile 
Horizontal Polarization, 
Figure 47. Pattern No. 32, Figure 48. Pattern No. 33, 
Curved Dipole Turnstile Curved Dipole Turnstile 
Antenna Conical Cut, Antenna Conical Cuk,. 
1500 MHz, Vertical 1500 MHz, Horizontal 
Polarization, Var. 8 ,  Polarization, Var. 0 ,  
9 =  oo 9 =  oo 
i 
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Figure 49. Pat tern No. 34, Figure 50. PatternNo. 35,  - 
Curved Dipole Turnstile 
Antenna Conical Cut, 
1500 MHz, Vertical 
Polarization, Var. 8 ,  
+ =  30° 
- 
Curved Dipole Turnstile 
Antenna Conical Cut, 
1500 MHz, Horizontal 
Polarization, Var. 8 ,  
9 = 30° 
I 
Figure 51. Pattern No. 36, Figure 52. Pat tern No. 37, 
Curved Dipole Turnstile 
Antenna Conical Cut, 
1500 MHz, Vertical 
Polarization, Var. 8 ,  
4 = 60° 9 =  60° 
Curved Dipole Turnstile 
Antenna Conical Cut, 
15001 MHz, Horizontal 
Polarization, Var. 8, 
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Figure 53. Pattern No. 38 Figure 54. Pattern No. 39 - v 
Curved Dipole Turnstile 
Antenna Conical Cut, 
1500 MHz, Vertical 1500 MHz, Horizontal 
Polarization, Var . +, Polarization, Var .  +, 
8 = 90° 
Curved Dipole Turnstile 
Antenna Conkal Cut, 
0 = 90° 
4. I. 4. Z Curved Dipole Turnstile Antenna 
A brief study was conducted on a turnstile design with a pair of 
curved dipoles. A picture of the test model is shown in Figure 55. 
Figure 55. Curved Dipole Turnstile Antenna Test Model 
50 
This antenna, as described before, will produce a near-hemispherical 
coverage in a careful design. 
pattern performance was not fully explored. 
one curved dipole with the orthogonal dipole input terminated. 
and H-planes recorded under this condition a re  shown in patterns 22  
and 23, respectively. 
as was expected. For  this model design study, only a stationary, non- 
rotating, linear transmitting source was available from the pattern range 
in use. 
the vertical and horizontal sources in order to determine if  the antenna 
is indeed circularly polarized. 
Because of time limitations, a detailed 
Patterns were taken on 
The E- 
These two patterns exhibit a very broad coverage 
Therefore, it was necessary to tes t  the antenna by using both 
With the dipole connected through a 3 db, 90° hybrid, coaxial 
device, patterns were recorded while the antenna was facing directly to- 
ward the source and rotated every 45O. These patterns a re  shown in 
patterns 24 through 31. It is noted that these patterns a re  not perfectly 
symmetrical, indicating that the model was not operating quite as hoped 
for. 
the model had a high VSWR and the problem was not easily corrected 
within the time available for experimentation, further effort was not 
pursued. 
This condition could be caused by an incorrect phasing. Because 
A set  of conical-cut patterns was taken; these a re  shown in patterns 
32 through 39. Although the recorded conical patterns a re  not of the best 
quality, it does demonstrate that  the design can provide good recention to 
vertical and horizontal fields. An estimated gain and beamwidth is given 
in Figure 8 for comparison with other design approaches. 
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4 .2  RECEIVER SUBSYSTEM 
4.2. I INTRODUCTION 
The NAVSTAR receiver subsystem demodulates the L-band car r ie r  
transmiss ions containing the range and satellite data information from the 
satellites. 
which measures the range and decodes the satellite data information. 
The demodulated receiver output is sent to the preprocessor 
Two basic types of receivers were investigated for this study, as 
follows : 
I) CW receiver - This is a phase-lock receiver, which 
may be used for either of the CW ranging schemes 
(the BINOR code or fixed-tones systems); 
2) Pulse compression receiver - This equipment has 
characteristics very similar to a radar receiver 
which detects the presence or  absence of pulses. 
One phase-lock receiver design is contemplated for either the BINOR 
code o r  fixed-tones systems. 
between the two techniques is reflected primarily in the preprocessor 
design. However, if the fixed-tones system requires large carrier-phase 
deviations by the five tones (for multipath e r ro r  reduction), modifications 
will be needed on the basic CW receiver. 
further in par.  4. 2. 3 .  
4.2.2 SUMMARY 
The difference in total user equipment 
This subject is discussed 
The NAVSTAR receiver subsystem design study has considered 
three modulation techniques (BINOR code, fixed-tones, and pulse com- 
pression) that can be implemented through two receiver design configura- 
tions (CW and pulse compression). 
modulation schemes should be selected for NAVSTAR depends primarily 
on cost. 
be considered since each is affected by a change in the modulation con- 
figuration. 
The decision as to which of the three 
In this instance, both the receiver and preprocessor costs must 
Simplified block diagrams for the CW and pulse compression 
receivers a re  presented in Figures 56 and 57. 
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Figure 56. Simplified Block Diagram of NAVSTAR 
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Figure 57. Simplified Blbck Diagram of the P u l s e  
Compression Receiver 
4.2.2. I Receiver Specifications 
cw Receiver- A preliminary specification for the CW receiver is 
The 5-MHz bandwidth is more than adequate to handle shown in Table XI. 
both the BINOR code and fixed tones modulations. 
figure, loop bandwidth, and car r ie r  -acquisition signal threshold specified 
were assumed in the power budget for the BINOR code (see vol. I). 
sweep range of *26 kHz about the L-band car r ie r  is derived as follows: 
The receiver noise 
The 
Maximum car r ie r  doppler : f4 .8  kHz (3000 ft /sec) 
TCVCXO stability: 
TCXO stability: 
f 19.6 kHz ( 10 PPM long te rm plus 
3 P P M  temp. stability 
through -1OOC to t 60OC) 
*1.6 kHz ( 1  PPM) 
TOTAL f26. I kHz 
Pulse Compression Receiver. A preliminary specification for the 
Two pulse-detection pulse compression receiver is shown in Table XU. 
thresholds a r e  specified fo r  the receiver: 
with the ranging pulses and the other for  the P P M  data pulses. 
the ranging pulses, the probabilities of detection and false a la rm speci- 
fied a r e  given in reference to the detection of one pulse; however, the use 
of a two-pulse coincidence detector (which is part of the preprocessor) 
reduces these probabilities to 0.985 and 10 , respectively. Another 
detection threshold is established for  the P P M  data pulses, which results 
in equal false a la rm and miss probabilities. The probability of a miss is 
equal to  one, minus the probability of detection. 
one to beused in connection 
For 
- 12 
4.2.2.2 Availability of Off-the-shelf Equipment 
The major manufacturers of UHF receiver equipment were solicited 
to match their existing product lines against the NAVSTAR receiver 
requirements . 
did not meet the desired NAVSTAR receiver characteristics. 
a l l  companies solicited indicated their strong desire to support the 
NAVSTAR effort, they needed time for  research and development before 
It was later deter mined that their off -the - s helf equipment 
Although 
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TABLE X I  
CW RECEIVER PRELIMINARY SPECIFICATIONS 
Functions : I) Continuous sweep in frequency over 
a search  range when not locked to  
a n  incoming car r ie r  
2) Phase locked to a ca r r i e r  in the 
sweep range 
3) Coherent demodulation of ranging 
signal and split-phase data modu- 
lating the carrier 
Signal input: Unmodulated ca r r i e r  for 0.38 sec  period 
followed by phase modulation of c a r -  
rier by ranging and split-phase data 
Carr ie r  frequency : 
Dynamic range of signal: 
Bandwidth: 
Sensitivity: 
In band 1540 to 1660 MHz 
-120 dbm to -135 dbm 
5 MHz 
Carr ier  acquisition threshold power at 
input of - 132 dbm 
Sweep range: i26 kHz about nominal L-band ca r r i e r  
frequency 
Sweep period: 0.38 sec 
Probability of lock: 0.99 or  better on one sweep 
Car r i e r  loop bandwidth 
(two-s ided) : 
1650 Hz during sweep, automatically 
reduced to  50 Hz upon carrier 
acquisition 
VCO stability: io. 001% long term 
Receiver differential time 
envelope delay: 
it5 nsec variation over dynamic range of 
signal input at fixed frequency, and 
over input ca r r i e r  frequency range of 
i26 kHz at  fixed input sig-nal level 
Receiver output: Demodulated range signal followed by 
split-phase satellite data to pre-  
pr  oces s or  
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TABLE XI1 
PULSE COMPRESSION RECEIVER 
PRELIMINARY SPECIFICATIONS 
Functions : 
Signal input : 
Pulse- c a r r  ier frequency: 
Chirp range: 
Dynamic range of pulses: 
Bandwidth: 
Sens it ivity: 
Pulse compression ratio: 
Compressed pulse length: 
Compressed pulse SNR: 
Range pulses detection 
threshold: 
PPM data pulses 
detection threshold: 
Output: 
1) Detect ranging pulses 
2 )  Detect PPM data pulse train 
20 ;ysec chirped pulses at PRF of 
78.125 pulses/sec 
In-band 1540 to 1660 MHz 
5-MHz linear sweep above nominal 
carrier frequency 
-96 dbm to -110 dbm 
6 MHz 
Minimum detectable pulse input power 
of - 107.5 dbm 
100: 1 
200 nsec 
14.7 
Detection probability = 0.993 -6  
False alarm probability = 10 
Miss probability and false alarm 
probability equals 10-4 
Detected range pulses and data pulses 
to preprocessor 
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submitting their design and production cost data. None of them were pre- 
pared to make this effort without further consideration, which was clearly 
beyond the scope of the present study. 
4.2.2.3 Summary of Receiver Costs 
Cost data was internally generated on each of the two candidate r e -  
This information is summarized in Table XI11 along ceiver designs. 
with estimates on the required power, weight, and volume. 
allowance has been made for modifications which may be required to 
minimize the effects of multipath.) 
(Note: No 
TABLE XI11 
SUMMARY O F  RECEIVER COSTS AND OTHER CHARACTERISTICS 
fixed tones) 
* 
** Equivalent to 1/4 ATR box 
Equivalent to 1 / 2  ATR box 
4.2.2.4 Alternate Techniques 
Additional study is required to determine the nature and effect of 
multipath that will prevail in the NAVSTAEt environment. 
study, it may prove necessary to modify the basic CW receiver for fixed 
tones use to reduce multipath e r ro r s .  
consist of adding five tone-tracking loops, which t rack the high deviation 
tones. 
Pending further 
The proposed modification would 
Further details on the tone-tracking loops are given in par .  4. 2 .  3 
In the case of the BINOR code, however, multipath sensitivity can be 
appreciably reduced by increasing the code-clock frequency and associated 
code-bit rate.  
unaltered, except for an increase in the R F  and LF bandwidths necessary to 
accommodate the increased bit rate.  
In this instance the CW receiver would be essentially 
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4.2.3 TECHNICAL DESCRIPTION 
4.2.3. I CW Receiver Design 
The CW receiver shown inFigure 58 is a compact, relatively 
low-cost, high-performance, phase-locked loop receiver. 
salient features of the design a r e  the following: 
Some of the 
Low noise figure (approximately 5 db) . 
High-stability (*:lpPM long term), temperature- corn- 
pensated, crystal  oscillator (TCXO) with rese t  capa- 
bilities. 
High-stability (*I0 PPL long term), temperatures- 
compensated, voltage-controlled, crystal  oscillator 
(TXVCXO) . 
Trans is tor  multipliers achieving low - cost multiplica - 
tion with power gain where needed. Use of X3 and X2 
multipliers produce simplicity and reliability in design. 
Bandpass fi l ters used before and after mixing produce 
clean signals and attenuate spurious responses down 
60 db or more. 
Double heterodyning, which achieves an  elimination of 
high-level subharmonics of the received frequency at 
the first IF frequency. 
When the receiver is not locked to an R F  ca r r i e r ,  it i s  put in  a 
search mode to look for a ca r r i e r  signal in the frequency range of the 
search. The frequency range of the search is *26 kHz about the nominal 
L-band carrier frequency, and is obtained by sweeping the VCO abbut its 
center frequency. 
bled, and the loop filter is switched from a wideband search mode to  a 
narrowband tracking mode. 
ranging signal, followed by split-phase data, will appear at the output of 
the receiver. 
After acquisition of a ca r r i e r ,  the VCO sweep is disa- 
In the tracking mode, the demodulated 
With the TCVCXO equal to f l  and the input signal equal to 85.5 f l ,  
the first mixer output is 85.5 f l  - 81 f l ,  or  4.5 f l .  
will be 18 to 19.4 MHs, depending on the L-band frequency (1540 to 1660 
MHs) to which the receiver is tuned. 
The frequency f l  
The first mixer ratio turn 
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81/85.5 
with A 5 0  percent separation. Separation in percent is defined as 
0.95 produces no spurious responses below the seventh order 
f -M s =- 0 x 100 
f O  
M = mf. t nf' 
1 i and 
where 
fi, f I i  = input frequencies to mixer 
f = output frequency of mixer 
0 
m, n = positive and negative integers 
The second mixer has a ratio of 1.125 -0.25 fz / f l .  
TCXO) equal to 9.5 MHz, this ratio will be about 0.89 which will have no 
spurious responses showing up within k50 percent separation. The band- 
pass filter shown in the block diagram is used to remove spurious responses 
outside the k50 percent separation, which may be necessary since the 
bandwidth of the signal will be on the order of 5.0 MHz. 
ever, may be removed by breadboard testing. 
With f 2  (the 
This filter, how- 
The input bandpass filter is  of the interdigital type. Stripline tech- 
Insertion loss would niques could be used to reduce costs in production. 
be less  than 0.5 db with ripple through the passband less  than *O. 1 db. 
With a passband of 10 MHz, attenuation a t  4XBWwould be down 60 db. 
Size and weight of this f i l ter  would be approximately 20 cu.in. and 13 02;. 
The L-band preamplifier has a 4.6-db noise figure and 20-db gain. 
Size would be 12 cu.in. and weight would be approximately 12 02;. 
above amplifier is based on using transistors. A lower noise figure can 
be had with tunnel diodes, but a slight penalty would be paid in gain. 
The 
The first mixer is of a stripline hybrid T design. This design is 
applicable to large production quantities. 
are integrated circuits operating around 80 to 88 MHz, which is well below 
the 100-MHz maximum for the units in mind. 
off the X3 multiplier to the first mixer will be similar to  the input band 
pass filter at the front end of the receiver. 
The radio frequency amplifiers 
The bandpass filter coming 
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The multiplier chain, used to multiply the TCVCXO for use in the 
first and second mixers,  is a reliable straightforward way of achieving the 
desired results. 
used, except in the last multiplier, which would use a more expensive 
transistor. 
mately 4 mw) again reduces the cost of this stage. 
f inal  design of this circuit will probably remove the amplifier shown be- 
tween the TXVCXO and the first X3 multiplier. 
amplifier would be worst-case at this time. 
Inexpensive transistors (one each per X3 multiplier) are 
The low power required from this last multiplier (approxi- 
Breadboarding and 
The inclusion of the 
The TXVCXO and the TCXO represent high-quality, lightweight, 
and small-size crystal  reference sources. Because of the significant 
advances made within the past few years,  the manufacturer can easily 
meet the specifications for these units. 
the reset  capbilities permitting adjustments to be made in the initial 3 or  
6 months of operation for further improvement of system performance. 
These are not mandatory adjustments but they may be found desirable. 
Output power is 0 dbm. Both have 
The mixer producing 9f -2f and the second mixer can be balanced 
Recently, an investigation was made of 
1 2  
quad diodes or transistor pairs. 
a transistor pair mixer in which spurious products were found to be down 
40 to 45 db. 
diode mixers. 
available to this design. 
This feature is as good a s  any available with commercial 
Further work is scheduled here and the f i n a l  results will be 
The divide-by-two circuit can be solved by using a tunnel diode. 
Here, also, transistor circuit can serve, taking about two to three times 
the number of parts. 
the second mixer. 
An amplifier and filter a r e  then required to drive 
The power level out of this mixer is nominally -45 dbm. 
The two-stage IF' amplifier following the second mixer provides 48 db 
gain, using integrated circuit amplifiers operating at 9.5 MHz. 
limiter at the end of the IF amplifiers consists of a pair of biased diodes 
to  maintain the power level at 0 dbm *I db. 
The 
In the initial acquisition of the CW signal, the TCVCXO is continu- 
ously swept by the sweep circuit over a range of *26 kHz divided by 81 
(TCVCXO multiplication) about its center frequency. 
form is a sawtooth with a period of 0.38 sec. 
The sweep wave- 
While the sweep is operating, 
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the ac-dc switch is in the ac position to prevent dc drift f rom being ampli- 
fied by the loop-filter amplifier. 
mined by the car r ie r  lock indicator circuit, the sweep circuit is inhibited 
and the ac-dc switch circuit takes the dc position. 
switches the component values in the loop filter to change the loop band- 
width from 1650 H e  in the wideband acquisition mode to 50 Hz in the narrow- 
band tracking mode. 
6.0 db for acquisition and 10 db for tracking. The car r ie r  lock indicator 
circuit, which is a dc-level detector, also opens the squelch amplifier a t  
the output of the wideband phase detector when acquisition takes place. 
When acquisition takes place as deter- 
In addition, a relay 
These bandwidth values correspond to loop S N R ' s  of 
The phase-adjustment network between the TCXO and the wideband 
phase detector is used to  compensate for  the loop static phase e r ro r  and 
the phase shift f rom the TCXO due to  the amplifier. 
Alternate Design. In the event that further analysis dictates large 
car r ie r  phase deviation for the fixed-tones system, the following modifica- 
tion is recommended in the basic CW receiver design. 
receiver for operation with the high-deviation fixed tones system, five 
tone-tracking loops must be added. 
output a r e  filtered by five narrow bandpass filters. 
amplified and fed back to  the car r ie r  loop TCVCXO where they phase 
modulate the TCVCXO output. 
first mixer a r e  compressed or reduced by this operation to low deviation 
values and, consequently, the majority of the received power is tracked 
back into the car r ie r  and tone first order sidebands. 
will be about 30 db for this application. 
To modify the 
The five ranging tones at the receiver 
The filter outputs a r e  
The phase deviations at the output of the 
The tone loop gains 
4.2.3.2 Pulse Compression Receiver Design 
A simplified block diagram of the pulse compression receiver is 
shown in Figure 57. 
with a delay dispersion of 20 psec and with a dispersive bandwidth of 
6 MHz ( r i s e  time = 0. 2 psec). 
Carrier pulses at the receiver input a re  chirped 
The receiver then provides a compression 
6 3  
ratio of 100: I. 
higher than the 
reduced to 
scribed as 
The resulting 
peak power of 
peak power of the compressed pulse is 20 db 
the dispersion pulse and the pulse width is 
0.2 psec. 
follow s : 
The major receiver circuit building blocks are de- 
R F  Amp. - The dispersed signal received at the antenna 
is amplified in a commercially available L-band R F  
amplifier with a noise figure of 4. 6 db. 
this transistor amplifier is 20 db to  reduce "second 
stage 'I nois e contribution of the mixer. 
Power gain of 
Local Oscillator (LO) and Mixer.-A balanced mixer 
is used to  minimize LO noise. The dispersed signal 
is mixed down to a 60-mc IF to match the design 
center frequency of the compressive filter. This is 
because the block contains driver and post amplifica- 
tion as  well a s  a weighting fi l ter  to minimize time side- 
lobe levels. A sidelobe level of -30 db is anticipated 
and, consequently, the time sidelobes should be "in the 
noise. I' These requirements a r e  nearly identical with 
an off-the-shelf filter manufactured by Anderson 
Laboratory (Model No. 4357-D). 
Detector and Video Amplifier/Threshold. - The com- 
pressed pulse (0.2 psec duration) i s  further amplified 
a solid-state 60-mc IF amplifier and then arnblitude 
detected in straightforward fashion. 
Further level enhancement is provided by the video amplifier and the 
signal is split into two paths for quantization above two different thresholds. 
The higher threshold is used for the ranging pulses (also data sync) and the 
lower threshold is used for data pulses. 
used to optimize the relationship between false alarm and detection proba- 
bilities for each case. 
The two different thresholds a r e  
The threshold for the ranging pulses with a 14. 7-db SNR is set to  
-6 yield a false alarm probability (PFA) of approximately 10 
bility of detection (PD) of approximately 0.993. 
desirable for  the data pulses and this is set  to equalize the PFA and PMBS 
performance for  maximum detection efficiency. 
be each. 
and a proba- 
A lower threshold is 
These probabilities will 
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4.3 PREPROCESSOR SUBSYSTEM 
i 
t-? 
I r  
i 
4.3.1 INTRODUCTION 
4.3. 1.1 Scope of Effort 
The preprocessor serves as the link between the NAVSTAR user 
The primary receiver and the computing and/or display subsystems. 
functions of the preprocessor a re :  
1) To perform the range measurement. (The preprocessor 
receives a demodulated video range signal f rom the 
receiver and uses it to  measure  the range f rom satellite 
to user .  ) 
2)  To decode PCM satellite data. (The demodulated 
satellite data f rom the receiver is decoded by the 
preprocessor and then grouped into the appropriate 
word structure. ) 
3) To provide computer/display interface. (The pre-  
processor reformats range and satellite data for the 
direct  entry to the computing or  display subsystem.) 
4.3.1.2 Preprocessor Configurations 
Five preprocessor configurations were considered in this study; 
three a r e  a function of the desired range modulation technique and two 
a r e  a function of the proposed system operation. The first three types 
(BINOR code, pulse compression,and fixed-tones preprocessors) assume 
that each NAVSTAR user possesses all the necessary equipment for com- 
plete and independent position determination. The fourth configuration, 
which is the inexpensive user mode of operation, utiilizes the BINOR 
code for  ranging and assumes that all the computation is done by hand. 
The fifth configuration a l so  utilizes the BINOR code for ranging, but 
assumes that the computation is performed by a cooperating ground 
station and then relayed to the user for display. 
A s  previously indicated in sec. 3,  three modulation schemes a r e  
available for possible use in the NAVSTAR system. 
tion as to which is to be recommended rests primarily on the reflected 
The final determina- 
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costs to  the NAVSTAR user. 
affected by the choice of modulation technique. 
have been car r ied  through to the design stage in 
reasonable cost  determination. . 
Only the receiver and preprocessor a re  
These units, therefore, 
order to permit a 
The succeeding subsections describe the design aspects of the pre-  
processing equipment required to handle each of the above modulation 
schemes. 
for the other two NAVSTAR system utilization concepts, namely, the 
manual and ground station aided configurations. 
4.3.2 SUMMARY 
Also covered are  the required preprocessor implementations 
The preprocessor subsystem consists of the following basic ele- 
ments! a stable reference crystal  oscillator, a range measurement 
section, a satellite data decoder, a data buffer, and a computer inter-  
face. The functional interrelationships of these sections a r e  shown in 
block diagram form. 
Three candidate range measurement modulation techniques were  
reviewed in the course of the present study: the BINOR code, pulse 
compression, and fixed tones. Preprocessor designs have been prepared 
to operate with each of these modulation techniques. 
specifications which were used as  system design goals a r e  presented in 
Tables XIV, XV, and XVI. A summary of each preprocessor design is 
given bel ow. 
The corresponding 
4.3.2.1 BINOR Code Preprocessor  
13 
The BINOR range measurement technique uses a binary code 2 - 
bits long. 
clock component with a phase-lock loop followed by 1 2  correlations in 
sequence with 12 squarewaves, each at half the frequency of the preceding 
wave. 
320 kHz (to give 30-ft rms range e r r o r )  and the lowest frequency square- 
wave of 78. 125 Hz (to give 2100-nmi range ambiguity). 
correlations have been performed, the lowest frequency squarewave will 
be in-phase with the transmitted code sequence. 
then be secured by measuring the phase delay between the derived in-phase 
lowest frequency squarewave from the received signal and a reference 
The acquisition procedure for the code consists of acquiring a 
The code is derived from the highest frequency squarewave of 
After all of the 
The desired range can 
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Functions: 
B a s i c  Elements :  
TABLE XIV 
BINOR CODE PREPROCESSOR 
PRELIMINARY SPECIFICATIONS 
P e r f o r m  range  m e a s u r e m e n t  
Decode P C M  sa te l l i t e  da ta  
P r o v i d e  compute r  i n t e r f ace  
Code  acquis i t ion  network 
Refe rence  osc i l l a to r  
Range  m e a s u r e m e n t  unit 
P C M  data  s igna l  conditioner and 
b i t  synchron ize r  
Data buff e r 
Computer  i n t e r f ace  
Code acqu i s i t i on  network: 
Input: 
Output: 
R e f e r e n c e  osci l la tor :  
Frequency:  
Stabil i ty:  
Range  m e a s u r e m e n t  unit: 
Inputs: 
N u m b e r  of m e a s u r e m e n t s :  
ou tpu t s :  
BINOR code at 640 k b / s e c  
78. 125-Hz squa rewave  in -phase  with 
BINOR Code sequence  
20. 48 MHz 
1 p a r t  in 10 9 ( p e r  1 2  s e c )  
1 )  78. 125 Hz-squarewave f r o m  code 
acquis i t ion  network 
2 )  Re fe rence  78. 125-Hz squa rewave  
( in t e rna l ly  gene ra t ed  f r o m  r e f e r -  
ence  o s c i l l a t o r )  
8 independent  r a n g e  m e a s u r e m e n t s  
p e r  s a t e l l i t e  t r a n s m i s s i o n  
1 )  
2) 20-bits p a r a l l e l  da ta  ( r e p r e s e n t i n g  
Timing s igna l s  fo r  code  acqu i s i -  
t ion ne twork  
weight  accumula t ed  range  counts )  I 
PCM d a t a  s igna l  condi t ioner  and  b i t  synchronizer :  
Input: 625 b f s e c ,  sp l i t -phase  coded 
Acquis i t ion  time 
Bi t  e r r o r  rate: 
Output3: 1 )  Decoded s a t e l l i t e  da ta  (15 10-b i t  
(bit sync): s 35 b i t s  
(SNR = 9.5 db  in  a 625-Hz BW) 
w o r d s )  
2)  Word count (4  b i t s )  
3 )  P a r i t y  t e s t  i nd ica to r  
4) I n t e r r u p t  s igna l  
Data buffer: See T a b l e  XVI 
C o m p u t e r  in te r face :  
Inputs:  
Outputs: 
B ina ry  da ta  from range  m e a s u r e m e n t  
and  da ta  buffer un i t s  
F o r m a t t e d  da t a  a r e  20-bit  compute r  
w o r d s  and da ta  r eady  s igna l  
TABLE XV 
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PULSE COMPRESSION PREPROCESSOR 
PRELIMINARY SPECIFICATIONS 
Funct ions:  
B a s i c  Elements:  
Range  Decoder:  
Input: 
M e a s u r e m e n t  a c c u r a c y :  
Coincidence de tec tor :  
P robab i l i t y  of detection: 
P robab i l i t y  of f a l s e  alarm: 
R e f e r e n c e  osc i l la tor :  
Frequency:  
Stability: 
P P M  data  demodulator :  
Input: 
B i t  e r r o r  ra te :  
ou tputs :  
Data  buffer:  
Inputs: 
ou tputs :  
Compute r  in te r face :  
Inputs: 
Outputs: 
P e r f o r m  r a n g e  m e a s u r e m e n t  
Decode P P M  sa te l l i t e  da ta  
P r o v i d e  compute r  i n t e r f ace  
Coincidence de tec to r  
Range  d e c o d e r  
R e f e r e n c e  osc i l l a to r  
P P M  data  demodu la to r  
Data buffer  
Computer  i n t e r f a c e  
200-nsec ranging  pu l ses  
3 0 - n s e c  rms noise  e r r o r  pu l se  
leading edge 
0 . 9 8 4  
1 0 - l 2  
50 MHz 
1 p a r t  in  10 9 ( p e r  10 sec) 
200-nsec  P P M  pu l ses  at 78.125 P / s e c  
(pu l se  SNR = 14. 7 db) 
Sync p lus  N R Z - L  da ta  at 156 .25  b l s e c  
N R Z - L  da ta  and c lock  f r o m  P P M  
da ta  s igna l  demodu la to r  
1)  
2) Word count (4 b i t s )  
3) P a r i t y  t e s t  ind ica tor  
4 )  In t e r rup t  s igna l  
Decoded s a t e l l i t e  da t a  (15  10-b i t  
words)  
Binary  da ta  f r o m  r a n g e  m e a s u r e m e n t  
and da ta  buffer  units 
F o r m a t t e d  da ta  a r e  20-bi t  compute r  
w o r d s  and da ta  ready  s igna l  
TABLE XVI 
FIXED -TONES PREPROCESSOR 
PRELIMINARY SPECIFICATIONS 
Funct ions:  
B a s i c  e lements :  
Range  tone  f i l t e r s :  
Input: 
F i l t e r  bandwidths: 
Output: 
R e f e r e n c e  osc i l la tor :  
F requency :  
Stability: 
Range  m e a s u r e m e n t  unit: 
Inputs: 
Number  of m e a s u r e m e n t s :  
outputs :  
P C M  d a t a  s igna l  condi t ioner  and 
b i t  synchronizer :  
Data  buff e r : 
Inputs: 
ou tputs :  
Compute r  in te r face :  
Inputs: 
ou tputs :  
1) P e r f o r m  r a n g e  m e a s u r e m e n t  
2) Decode P C M  satellite da ta  
3)  P r o v i d e  compute r  i n t e r f a c e  
1) Range tone filters 
2 )  R e f e r e n c e  osc i l l a to r  
3) Range  m e a s u r e m e n t  uni t  
4 )  
5) Data buffer  
6) Compute r  i n t e r f a c e  
P C M  d a t a  s igna l  condi t ioner  and  
b i t  s y n c h r o n i z e r  
Compos i t e  of 5 ranging t o n e s  - 320 kHz, 
40 kHz, 5 kHz, 625 Hz, 78.125 Hz 
5 Hz (320 kHz tone);  4 Hz ( o t h e r s )  
5 tones ,  e a c h  at  SNR of 21 db 
20.48 MHz 
1 p a r t  in 10 9 ( p e r  18  s e c )  
1 )  5 r a n g e  tones  ( f r o m  r a n g e  tone 
f i l t e r s )  
2 )  Re fe rence  p u l s e  ( in t e rna l ly  g e n e r a -  
ted f r o m  r e f e r e n c e  osc i l l a to r )  
8 independent  r a n g e  m e a s u r e m e n t s  
p e r  s a t e l l i t e  t r a n s m i s s i o n  
20 b i t s  p a r a l l e l  da ta  ( r e p r e s e n t i n g  
eight  accumula t ed  r a n g e  counts)  
See  Table  XIV 
N R Z - L  d a t a  and  c l o c k f r o m  P C M  s igna l  
condi t ioner  and  b i t  s y n c h r o n i z e r  
1 )  
2 )  Word count ( 5  b i t s )  
3) P a r i t y  test ind ica tor  
4) I n t e r r u p t  s igna l  
Decoded sa t e l l i t e  d a t a  (15  10-b i t  
w o r d s )  
B ina ry  d a t a  f r o m  r a n g e  m e a s u r e m e n t  
and  d a t a  buffer  uni ts  
F o r m a t t e d  da ta  a r e  20-bit c o m p u t e r  
w o r d s  and da ta  r e a d y  s igna l  
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squarewave of 
sor contains a 
the same frequency generated internally. 
20-MHz reference oscillator used in measuring the phase 
The preproces- 
delay. 
lite transmission interval in order to minimize quantization e r ro r s .  
The range count is averaged over eight periods during each satel-  
The satellite datg is  extracted by the PCM signal conditioner and 
bit synchronizer providing NRZ-L data and a sync signal to the data 
buffer. 
equal to the data bit ra te  of 625 b/sec.  
end of the BINOR code ranging signal. 
4. 3.2.2 Pulse Compression Preprocessor  
The data demodulator receives a split-phase code at a frequency 
The data is received following the 
Range measurements using the pulse modulation technique a r e  
performed by measuring the average time difference between locally 
generated clock pulses at the PRF rate  of 78.125 p / sec  and four coinci- 
dence ranging pulses. 
duplicating the time interval (1/78.125) between each of the five ranging 
pulses transmitted by the satellite pulse of each interval, arriving p re -  
cisely at  the completion of this locally generated time interval. 
range measurement is performed with a granularity of 20 nsec. 
The coincidence pulses a r e  generated by accurately 
The 
The satellite data is  pulse-position modulated (PPM) with an average 
PRF of 78. 125 p / sec  and is transmitted following the five range pulses. 
The PPM data demodulator operates by detecting the existence of data 
pulses in the four positions available during each 12. 8-msec interval. 
The data is  converted to an NRZ-L format and then fed to the data buffer 
for processing. 
4. 3. 2. 3 Fixed-Tones Preprocessor  
The preprocessor for fixed-tones modulation performs range 
measurements by determining the precise  phase relationships of five 
ranging tones transmitted from the satellites with respect to the local 
reference oscillator. 
measuring the time interval between a locally generated markpulse and 
The range measurement is accomplished by 
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the point where all ranging tones experience a zero crossing. 
ence oscillator must be accurate to 1 par t  in lo9  over an interval of 
16 sec,  since it is used to  obtain the precise time mark from which the 
range tone phase differences a r e  measured. 
measured to  an accuracy of 50 nsec. 
The refer- 
The phase-time interval is 
The satellite data a r e  extracted in an identical manner to the BINOR 
code system. 
following the end of the range tones signal. 
4. 3.2.4 Common Preprocessor Elements 
As in the latter system, the satellite data a re  received 
The operation of the data buffer section of the preprocessor is  
independent of the range measurement technique or  data decoder em- 
ployed. 
sync signals from the data decoder and performs a cross  correlation test  
for data frame sync. The data format transmitted from the satellite con- 
tains a frame sync code and 15 11-bit words. 
parity bit that maintains even parity over the word. 
The data buffer receives the NRZ-L data s t ream and data (bit) 
Each word contains a 
When frame sync is detected, the data following is collected, a 
word at a time, and checked for correct parity. 
generated and the word is outputted in parallel. 
vided to aid interpretation or placement of the data by the computer. 
A data interrupt is then 
The word count i s  pro- 
The preprocessor is designed to accommodate a wide range of user 
hardware options. 
processor is mechanized to meet the user equipment requirements. 
By adding circuit elements to the basic unit the pre-  
The basic preprocessor unit, a s  shown in Figure 59, supplies 
This comprises the outputs compatible with an on-board computer. 
fully automatic user  configuration. 
unit are:  20 bits of range count data and a range count interrupt; 15 
10 -bit satellite data words is sued consecutively comprising the satellite 
data frame, data word interrupt issued for each word, 4 bits of word 
count, and a data word parity signal. 
The outputs of the basic preprocessor 
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Figure 59. Generalized Preprocessor Block Diagram 
4. 3. 2 . 5  Other Preprocessor Configurations 
For  the automatic ground-dependent user configuration, the basic 
preprocessor unit requires the addition of a data encoder. 
coder circuits temporarily s tore  the range count and the satellite data as 
they a r e  received and serially outputs these data to a transmitterlmodulator 
for transmission to the ground station. Outputs f rom the preprocessor 
a r e  also provided for a display unit i f  manual calculations a r e  required 
because of interruption of the user/ground station link. 
The data en- 
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The outputs of the basic preprocessor unit a r e  equally applicable to  
However, a small a display unit incorporating an internal data register. 
number of additional circuits i n  the data buffer of the preprocessor are 
required for individual satellite data selection. 
continuous display of data f rom selected satellites , facilitating data 
pres  entation for manual position-fix calculations. 
4. 3. 2 .6  Summary of Preprocessor Costs 
This feature enables 
Cost data were internally generated on each of the three major pre-  
processor designs analyzed for the completely automatic NAVSTAR user. 
This information is summarized in  Table XVII along with estimates on 
the required power, weight and volume. 
TABLE XVII 
SUMMARY OF PREPROCESSOR COSTS 
AND OTHER CHARACTERISTICS 
100 
$11,627 
$5,260 
$13,204 
P r epr oc es s or Type 
Binor code 
Pulse compression 
Fixed tones 
1000 10,000 
$7,444 $4,891 
$3,475 $2, 391 
$8,265 $5,268 
* Equivalent to 1/2 ATR box 
**Equivalent to 1/4 ATR box 
Power 
(w) 
17 
14 
20 
Weight 
(1b) 
16 
10 
17 
Volume 
(in. ) 3 
680* 
30** 
680 * 
4.3.3 BINOR CODE PREPROCESSOR DESIGN 
4. 3. 3. 1 Introduction 
A simplified block diagram of the preprocessor for the BINOR code 
system is shown in Figure 60. The range measurement portion of pre-  
preprocessor consists of the code acquisition, range measurement, and 
timing circuitry. 
received noise BINOR code as represented by the phase of the 78. 125-Hz 
squarewave. 
The code acquisition circuitry acquires the phase of the 
The SNR of the code at the receiver output is very low, 
7 3  
I 
+ COMPUTER T  
I 
Figure 60. BINOR Code - Preprocessor Block Diagram 
about -22 to -28 db. 
provides timing for the correlation circuits of the code acquisition and 
converts the phase of the 78. 125-Hz squarewave to  a range count. 
reference phase for the 78. 125-Hz squarewave and the timing signals a r e  
obtained from a stable reference oscillator operating at 20.4 MHz. 
The range measurement logic and timing circuitry 
The 
The satellite data-decoding portion of the preprocessor consists of 
a data signal conditioner and bit synchronizer and a data buffer. 
noisy split-phase satellite data at the receiver output a r e  reconditioned 
and converted into a noise-free NRZ-L data s t ream by the signal con- 
ditioner and bit synchronizer. The data s t ream and the bit sync a r e  sent 
to the data buffer, which converts the data to 10-bit words. 
The 
The computer interface formats the range count and satellite data 
for input to the computer. 
unit in the preprocessor follows. 
A more  detailed description of each major 
4. 3. 3. 2 Code Acquisition Network 
A block diagram of the acquisition circuitry for the BINOR code 
is shown in Figure 61. 
acquiring the code clock phase, a two-level loop lock indicator, and 
The circuitry consists of a phase-lock loop for 
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12 correlators. Each correlator, in turn, consists of a multiplier, 
integrate and dump filter, and sample-and-hold circuit. 
gram, however, portrays only a conceptual design. 
the 12  correlators will be replaced by one time-shared correlator, 
since only one correlation occurs a t  a time. 
plified by this approach a s  the added gates and control signals contain 
much less  circuitry than the eleven correlators they replace. 
the explanation on the code acquisition, however, the conceptual design 
configuration a s  shown i s  presented here for discussion. 
The block dia- 
In the actual design, 
The total circuitry is sim- 
To simplify 
The phase-lock loop (Figure 61) establishes lock with the phase 
of the BINOR code clock (or highest squarewave frequency). 
lock loop threshold circuit indicates phase lock to the clock frequency and 
i ts  threshold i s  set  for  22. 5 percent clock correlation. 
signal Go initiates the timing sequence for the code squarewave correla- 
tions. The first correlation is with the fs/2 (160 kHz) squarewave. The 
squarewave and the code a r e  multiplied together and the multiplier output 
is integrated for  two periods of the code (2/78. 125 sec) and sampled. 
The polarity of the sampled voltage sets  a flip-flop to  one of its two 
states. 
is or is not inverted, corresponding to whether the squarewave is in or 
out of phase with the code. The exclusive ort1 gate logic serves a s  the 
squarewave inverter. 
integration times in sequence for the integrate and dump filter and a r e  
two code periods long. The leading edge of a 'IT" pulse serves as  the 
sample signal for the preceding correlation. 
edge of T2 samples the integration during TI .  
The phase- 
The lock-indicator 
The state of the flip-flop then determines whether the squarewave 
The IrT" timing pulses, T1 through T12, a r e  the 
For  example, the leading 
After the f i r s t  correlation, the correlations continue until the s ta r t  
of T13, at which time the 78. 125-Hz squarewave will be in phase with the 
code. The code phase, as  represented by the 78.125-Hz squarewave 
phase, i s  now acquired. 
sufficient time to acquire the code phase, the 320-kHz clock i s  received 
alone without any signal modulation. 
increases to 100 percent. 
G 
After reception of the code, which is on for a 
The clock loop correlation now 
This event is indicated by loop-lock threshold 
0 
and is used to initiate the range measurement. The ltT" pulse T 1 
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occurs eight "T" times after the Ti3 event and is the dump signal for  the 
filters and the rese t  signal for the range measurement logic. The event 
T 
another satellite. 
readies the preprocessor for the next range measurement f rom 
0 
4.3.3.3 Range Measurement Unit 
The range measurement unit shown in Figure 62 contains the fol- 
owing circuits: 
1) 20.48-MHz crystal  oscillator - reference 
2) Divider - 18 stages 
3) Time interval counter - 20 stages 
4) 
5) 
Range sample counter - 3 stages 
Code period or  rrT'l pulses counter - 6 stages 
78.125 HZ 
FROM CODE 
ACQUISTION 
OUTPUT 
RANGE COUNT 
OUTPUT 
(20 LINES) 
To T 1  I3 
"T" EVENTS ARE TWO 
RANGE DATA 
READY 
CODE PERIODS APART 
Figure 62. BINOR Code Range Measurement Unit 
The lock indicator signal Go f rom the code acquisition clock loop sets the 
code period counter to To, initiating the sequence of ItT" pulses representing 
the correlation t ime sequence of the code-acquisition circuitry. Some 
7 7  
time after T13, the lock-indicator signal Gl  occurs and enables the range- 
sample counter. The range-sample counter counts eight samples of the 
range measurement by the time-interval counter, disables this counter, 
and then generates a range-count ready pulse for the computer interface 
c ir cuitr y . 
The time-interval counter is driven by a 10.24-MHz symmetrical 
clock derived from the 20.48-MHz crystal  reference oscillator. 
interval counter is started and stopped by the leading edges of the refer-  
ence and code acquired 78. 125-Hz signals.  
which is derived from the 20.48-MHz oscillator by a Z i 8  divider, is used 
also as  the clock for generating the 'IT'' pulses. 
The 
The reference squarewave, 
One range measurement is represented by the time interval between 
Since a 10.24-MHz the s ta r t  and stop signals of the time-interval counter. 
clock is used to count the time interval, a maximum timing e r ro r  of 50 
nsec and an rrns error of 50/2/3 or 29 nsec results. This would be unde- 
sirable for the high-accuracy user ,  consequently, eight range measure- 
ments a r e  made to reduce the rms e r ro r  by 2/8. 
counter is allowed to accumulate the count over the eight time intervals 
so  that the range-count output must be divided by eight to obtain the 
correct range count. 
interval counter must be Z i 7  counts of the 10.24-MHz clock. 
mulating eight measurements, the capacity must be increased by eight 
or  to  2 
so that the range-count word consists of 20 bits out of the time-interval 
counter. 
The time-interval 
For one measurement, the capacity of the time- 
For accu- 
20 counts. The computer can perform the divide-by-eight function 
Some time after the range count is completed (eight "T" events 
after T13), the To event occurs and resets  the t ime interval and the range- 
sample counters to zero so that a new range count can be made on initia- 
tion of another Go signal. 
For the low-cost, low-accuracy user the eight range counts a r e  not 
necessary. 
eliminated from the circuitry and the total range-count word would remain 
at 17 bits. 
Therefore, the range-sample counter and some logic can be 
7 8  
4 . 3 . 3 . 4  Data Signal Conditioner and Bit Synchronizer 
The data signal conditioner and bit synchronizer (see block diagram 
Figure 63) extract NRZ-L data and a clock signal from a split-phase code 
input signal under conditions of poor signal-to-noise ratio. 
in Figure 64 can be considered as the modulo 2 sum of the NRZ-L data 
and the clock squarewave. 
bit synchronizer will employ the same principles as those employed by 
TRW on the Pioneer Telemetry Demodulator and is composed of the I (in- 
phase) channel; the Q (quadrature) channel; and the bit sync channel. 
A code (shown 
The design of the data signal conditioner and 
I (In-Phase) Channel. The I (in-phase) channel determines the 
sense of each received bit and produces a noise-free NRZ-L data bit stream. 
It consists of a switching multiplier that multiplies the noisy input data 
s t ream by a locally generated reference clock signal rrI" that is in phase 
with the input split-phase code. The output of the multiplier (see Figure 
64) is integrated over each bit period by an  integrate-and-dump circuit 
containing the best estimate (in the presence of noise) of the polarity of the 
bit information as integrated over the bit period. The integrator output is 
sampled and held for the succeeding bit period, and a comparator is used 
to  determine the polarity of the received bit. 
data flip-flop, which is gated at the end of each bit period by the dump 
pulse. 
rived f rom the bit-sync loop, a r e  gated with "exclusive or"  logic. 
resulting signal forms the NRZ-L data output (see Figure 64). 
The comparator drives a 
The data flip-flop output and a bit-sync reference signal Itg", de- 
The 
Q (Quadrature) Channel. 
sense information to the VCO. 
channel multiplies the noisy input data s t ream by a locally generated ref-  
erence signal (Q) that is shifted 90° with respect to the I channel multiplier 
reference signal "I. 
period by an integrate-and-dump circuit, sampled, and held for the dura- 
tion of the succeeding bit period. This sample, which is the VCO correc- 
tion, is multiplied by the output of the data flip-flop, M, in a data multi- 
plier to remove 180° ambiguities and is passed through the loop filter to 
the VCO, which drives a bit-rate counter. 
The Q (quadrature) channel provides loop 
A digital-switching multiplier in the Q 
The multiplier output is integrated over each bit 
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Figure 64. Data Signal Conditioner and Bit 
Synchronizer Waveforms 81 
Bit-Sync Channel. Since the loop formed by the I and Q channels can 
lock onto the input signal with a 90° phase e r ro r ,  the bit-sync channel pro- 
vides correct  bit-phase information for the unit. The bit-sync loop opera- 
tion is described as follows: 
The input signal is multiplied by a reference signal (af) that is 
generated by forming the "exclusive OR'! of the trI1f reference signal and 
one-half the bit ra te  signal shifted by 90°. 
through an  integrate-and-dump circuit and is sampled and held for the 
succeeding bit period. 
signal, is multiplied by a signal "m, 'I that changes phase with each data 
phase transition, to remove the 180° ambiguities. 
correction signal is passed through the bit-sync filter and to  the phase- 
shifter circuit. 
change the phase of the bibrate signal (br) f rom the bit-rate counter in the 
Q channel. 
pulse signal for the three channels and the Irg" reference signal used by the 
I channel. 
The multiplier output is passed 
This sample, which is the phase shifter correction 
The multiplier output 
The phase-shift circuit uses the correction-signal to 
The phase shifter output (BR) is used to generate the dump- 
The data signal conditioner and bit synchronizer generate a signal 
that continuously indicates that the unit has or  has not attained lock on to 
the input signal. 
which subtracts the averaged output of the Q channel I & D, S & H from the 
averaged output of the I channel I & D, S & H. The sync-lock indication is 
obtained when the I to Q function exceeds a predetermined reference level 
generated by the sync-indication circuit. 
This is accomplished by the sync indication circuitry 
The data signal conditioner and bit synchronizer will have a very 
wide-loop bandwidth to allow fast acquisition of the input signal. 
tradeoff will result  in some degradation of e r ro r  ra te  performance. 
unit will have the following performance characteristics: 
This 
The 
Bit e r r o r  probability: 
0 Acquisition time: 
e Input frequency stability: 
82 
Equal to or  less  than l o e 4  for a 
signal-to-noise ratio of 9.5 db 
in the data bandwidth 
Less  than or equal to 56 msec  
( 3  5-bit periods) 
The input signal frequency 
stability greater than or  equal 
to 0.01 percent 
4 . 3 . 3 .  5 Data Buffer 
A block diagram of the preprocessor data buffer is shown in Figure 
65. 
lines. 
chronization signal. 
fed to the frame-sync detector, which contains an 1 I-bit register and cross-  
correlation detection logic. 
register while the incoming data bit is entered. 
contents of the register a r e  added, modulo 2, with a hardwired Barker 
synchronization code. 
threshold level tes t  is performed. When correlation is sensed, a frame- 
sync pulse is generated to rese t  the bit counter, word counter, and parity 
check logic in preparation for processing the succeeding data. 
The data buffer receives inputs f rom the data demodulator on two 
One line car r ies  the NRZ data, and the other car r ies  the bit-syn- 
At the beginning of each frame, data is continually 
Each bit-sync pulse shifts the contents of the 
During each bit time, the 
The output is fed to a summing network, and a 
Following the establishment of f rame synchronization, the data is 
shifted into the data register while each bit-sync pulse increments the bit 
counter. Parity is computed by toggling a flip-flop each time a Ilene" bit 
is sensed. 
parity is compared with the received parity bit. 
an interrupt signal is fed to  the computer interface to provide a data- 
ready signal for sampling of the word. 
a r e  provided to aid interpretation of the data. 
signal, the bit counter is reset ,  and the word counter is incremented by 
one. This procedure is repeated for each word of the data frame. If the 
parity check on any word indicates a n  e r ro r ,  the data buffer is rese t  and 
a parity e r ro r  signal is fed to the user equipment. 
data f rame preprocessing is indicated when the interrupt signal occurs with 
the word counter in the fifteenth state. 
prepared for sync detection of the data f rame from the next satellite in 
sequence. 
When the bit counter reaches the eleventh state, the computed 
If a positive check occurs, 
The contents of the word counter 
Following the interrupt 
Completion of the 
The data buffer is cleared and is 
For users  who intend to find position f ix  by manual calculations, the 
This is per- preprocessor provides outputs on a selected satellite basis. 
formed by satellite identification logic in the data buffer. 
logic contains a register that receives four bits of the f i r s t  data word fol- 
lowing frame sync. These bits contain the satellite-identification code and 
a r e  compared with the code received from the selector on the user display 
The selection 
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those that occur during the data frame containing the matching satellite 
identification code. 
displayed for the user.  
equipped with an  onboard digital computer. 
All interrupt signals to  the display panel a r e  inhibited, except 
Hence, only data f rom the selected satellite a r e  
The selection logic may be omitted for those users  
For users  employing the automatic/ ground-dependent configuration, 
a data encoder is required. This element stores the range measurement 
and satellite data at the incoming bit ra te  and then feeds this information 
to the transmitter/modulator €or transmission to  the ground-based com- 
puter for position-fix calculations. 
The range measurement is transferred in parallel to a holding regis- 
te r  upon receipt of the range data interrupt signal. The satellite identifi- 
cation and ephemeris data a r e  gated to the encoder storage directly f rom 
the data demodulator when the data buffer indicates that frame sync has 
oc cur r ed . 
Upon indication of €rame complete, the user control may initiate 
transmission. 
out of the encoder at  the transmission bit rate.  
A new f rame sync word is generated and the data is shifted 
4.3.4 PULSE COMPRESSION PREPROCESSOR DESIGN 
4.3.4. I Introduction 
The pr imary functions of the Pulse Compression Preprocessor  a r e  
to perform the range measurement on the pulse compressed data, to 
decode the PPM data, and to provide the required computer interfice 
through proper timing and formatting. 
The inputs to the preprocessor are the pulse trains shown in Figure 
6 6 .  
are available f rom the receiver. 
the waveforms a r e  identical; in more typical situations however, the signals 
will differ in the false pulse detection and bit-error rates. 
As explained in (subsec.4.2) two lines at different threshold values 
In a good signal-to-noise environment, 
The demodulated signal consists of two subgroups corresponding to 
the two types of information required by the NAVSTAR user ,  ranging data 
and satellite position data. 
ranging pulses spaced at l / P R F  intervals or  12.8 nsec ( P R F  = 78.125 He). 
The first subgroup consists of five 200-nsec 
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Figure 66. Input Waveform to Pulse Compression 
Preprocess or 
Each individual pulse in this second subgroup can occupy any one of four 
equally spaced positions (PI-P4) in the 12.8-nsec t ime interval. 
The block diagram of the pulse compression preprocessor (Figure 
67) shows the major elements of the preprocessor which a r e  discussed in 
greater detail below. 
identical with those described in the BLNOR preprocessor system. 
pars.  4. 3.3.5-6 for further details.) The range measurement is 
performed through circuitry in the Coincidence Detector and Range De- 
coder units. 
the data demodulator/ sync detector and data buffer units. 
oscillator whose frequency is 50 MHz provides the master  clock timing 
throughout the pr  epr oce s s or. 
(The data buffer and computer interface units a r e  
See 
P P M  decoding of satellite position data is accomplished by 
The reference 
4.3.4.2 Coincidence Detector 
An expanded block diagram of the coincidence detector is shown in 
Figure 68. 
possibility of lockup of the ranging determination circuitry f rom a false 
trigger. If one counter has been triggered by a noise spike, the second 
counter can take over the coincidence task. 
Two coincidence channels a r e  employed to minimize the 
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Figure 68. Coincidence Detector 
The first range pulse received triggers flip-flop No. 1 which enables 
the 50-MHz clock pulses to be counted by events counter No. 1. 
spacing of the clock corresponds to 20-ft range increments of which there 
a r e  approximately 6 x 10 
the storage capability of the counter is approximately 10 
clocking speed is 50 MHz. 
Pulse 
5 for a 2000-mi differential range. Therefore, 
events and its 6 
At exactly one PRT following the initiation of the count, the counter 
automatically resets  itself at flip-flop No. 1 and delivers an  output to AND 
Gate No. 1. If the first received pulse is a true ranging pulse, the second 
ranging pulse will be present in t ime coincidence with the first pulse de- 
layed by one PRT by the counter. 
Twenty nsec after the events counter No. 1 has begun counting, FF 
No. 2 and events counter No. 2 a r e  rese t  and this second coincidence 
channel is ready to accept the next ranging pulse. The sequence of 
operations is the same as for coincidence channel No. 1 and an  OR Gate 
delivers the resulting coincidence ranging pulses f rom either channel. 
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To prevent possible coincidences during the data pulse train, the 
coincidence detector is disabled when the data sync pulse is generated. 
Thus, the only outputs f rom the coincidence detector a r e  the four coinci- 
dences derived f rom the five ranging pulses. 
4.3.4.3 Range Decoder 
The range decoder block diagram is shown in Figure 69. The 50- 
MHz master clock signal is divided (in two separate steps) to provide a 
PRF clocking ra te  of 78. 125 sec. 
PRF clock signal a r e  first checked for exact coincidence, since this 
condition is possible though not very probable. 
measures the average t ime difference between the PRF clock pulses and 
the four coincidence pulses. 
Coincidence ranging pulses and the 
Remaining processing 
DIRECT 
RANGE 
READOUT 
COINCIDENCE 
RANGING 
PULSES 
DETECTOR) 
(FROM COlNClDEN 
ONE SHOT 
( 1 . 1  SEC) 
DATA GATE 
(TO COINCIDENCE DETECTOR) 
51.8 X 10 
DATA SYNC PULSE 
(FROM PPM DATA 
DEMODULATOR) 
50 MHZ CLOCK t4 
Figure 69. Range Decoder 
To provide direct range readout, the master  50-MHz clock is 
divided by four to act as the t ime base for the events counter. 
is started upon receipt of each coincidence ranging pulse and stopped upon 
receipt of each PRF clock pulse. 
output which is the accumulated range difference divided by four. 
The counter 
The readout matrix then delivers an 
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The counter is rese t  upon the arr ival  of the next data sync pulse to  
allow a new count to begin. 
After a sufficient t ime has elapsed for a l l  the data pulses (plus a 
guard period) to have been processed, a gate is formed by the 1. l -sec 
one-shot to inform the ranging circuits that new ranging determinations 
a r e  to begin. 
4. 3.4.4 P P M  Data Demodulator 
The PPM data demodulator (Figure 70) is enabled only upon recogni- 
tion of the receipt of the sync word comprising the detection of the four 
coincident ranging pulses. When all four a r e  counted by the divide-by- 
four circuit, a flip-flop removes a low-impedance shunt from an  astable 
multivibrator clock which then begins its timing cycle at a period 7 ( T  is 
the desired width of the gate to surround the data pulses). 
no wider than absolutely necessary to minimize false alarms, i. e. no wider 
than about two signal pulsewidths (about 0. 5 msec). 
T 
T is preferably 
The data clock (the output of the astable multivibrator) drives 
another -4 circuit to  generate four gating signals equally spaced over the 
l / P R F  time interval. 
be understood by reference to the waveforms in Figure 71. 
signals, G, -G4, trigger corresponding one-shot circuits, used to detect 
the presence of a P P M  pulse at any of the 4 phase intervals. Whenever a 
pulse is recognized it sets its designated flip-flop as shown by the typical 
coding scheme in Figure 71. 
The appropriate timing and logic signals can best 
The gating 
A decimal to binary converter is used to convert the information on 
Appro- pulse position from decimal (4 lines) to binary ( 2  lines) notation. 
priate gating circuitry is applied to the converter output so the position 
data a re  read out serially at a bit rate of 156. 25 b/sec. 
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4. 3.5 FIXED-TONES PREPROCESSOR DESIGN 
FF4 
FF5 
FF6 
4. 3 .  5. 1 Introduction 
A simplified block diagram of the preprocessor for  the fixed tones 
The preprocessor will be identical to the system is shown in Figure 72. 
BINOR code preprocessor except in the range acquisition and measure- 
ment functions provided by the range-tone filters and range-measurement 
logic. The range-tone filter unit takes the composite signal of five tones 
f rom the receiver and fi l ters each of the tones individually to obtain a clean 
(high signal-to-noise ratio) replica of the tones for fine and coarse range 
measurement. The range-measurement logic converts the tone phases to 
a measurement of the unambiguous range. 
1 I I 
1 
I 1 
I 
1 0 1 1  
I 
The data signal conditioner and bit synchronizer, data buffer, and 
computer interface units a r e  identical to those included in the BINOR code 
preprocessor (see par. 4. 3.  3. 3 - 6  for a description of their design 
and operation). 
9 2  
SATELLITE DATA 
I 
CONDITIONER 
SYNCHRONIZE 
OSCILLATOR 
(20.48 MHZ) 
I 78.125 HZ I I TONES PRESENT SIGNAL t 
COMWTER 
INTERFACE TO COMWTER 
Figure 72. Preprocessor Block Diagram Fixed Tones 
4. 3 .  5. 2 Range Tone Filters 
This unit consists of five phase-lock tracking filters and phase-lock 
indicators as shown in Figure 73. 
quadrature phase detector and voltage threshold detector which a r e  neces- 
sa ry  to tell the range-measurement logic when the tone phases are 'correct 
for a range measurement. 
passive filters has been assumed, since careful control is required of the 
phase shifts f rom filter input to output. 
essary to determine whether or  not some or all of the fi l ters can be 
replaced with simpler narrowband passive filters. 
the passive filter will have to be excellent despite aging, frequency, and 
environmental changes. 
the lock indicator can be replaced by a voltage threshold detector a t  the 
output of the filter. 
The lock indicators consist of a 
The need for five tracking filters instead of 
Further design studies a r e  nec- 
The phase stability of 
If a passive filter replaces a tracking filter, 
The lower frequency tones can be translated up if filtering require- 
ments dictate that this is desirable. For example, the 78.125-Hz tone 
9 3  
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can be replaced by a 45.078125 kHz tone (derived f rom 40 t 5.0 t 0.078125- 
kHz translation). 
the preprocessor will be the same except for the center frequency of the 
filters. 
The translations can be done at the transmitter so that 
4. 3.5.  3 Range Measurement Unit 
A block diagram of this unit is also shown in Figure 73, to  the right 
of the dotted line. 
ment unit of the BINOR code (Figure 62) except for the zero-crossing 
detectors. 
tones and put out a pulse for the time-interval counter at the occurence of 
this event. 
the lowest tone frequency (78. 125 €32). 
pulse when all five lock indicators f rom the tone-tracking filters a r e  positive. 
This pulse resets  the time-interval counter to zero and starts the range- 
sample counter. 
counter in the same way as for  the BINOR code. 
samples, a range-data-ready pulse is generated and the 20-bit range word 
is read out of the time-interval counter by the computer interface. 
operation of the time-interval counter and range-sample counter a r e  
essentially identical to those in the BINOR code preprocessor (see par. 
4. 3. 3 .  3 for additional details). 
The logic is nearly identical to the range-measure- 
The latter detect the common zero-crossing point of all five 
Common zero crossings will occur at the same frequency a s  
The tones present gate puts out a 
Eight range samples a r e  measured by the time-interval 
At the end of eight 
The 
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4.4 COMPUTING SUBSYSTEM 
4.4.1 INTRODUCTION 
4.4. 1.1 User Configurations 
There a r e  many possible NAVSTAR user configurations capable of 
being grouped into different categories of cost, accuracy, fix rate, and 
military/commercial applications as discussed in sec. 1. In this study, 
however, primary attention has been directed towards generating design 
and cost data for two major configurations: 
1) Supersonic aircraft  (SST) 
2) Small-to-medium size marine vessels. 
For  the former,  it will be demonstrated that the computing subsystem 
requires a digital computer. 
tronic calculators a r e  recommended. 
F o r  the latter, only manually aided elec- 
Other configurations have also been explored but in considerably 
less detail. These include subsonic aircraft  (general aviation), military 
aircraft ,  and ocean liners. 
4.4. 1. 2 Method of Attack 
The approach taken in mechanizing solutions to the computing 
subsystem requirements for the specified NAVSTAR user has been dif- 
ferent f rom the ones taken for the other user hardware subsystems. The 
reason for this is the high degree of standardization and versatility which 
i s  characteristic of the stored-program digital computer. A general- 
purpose computer which has been designed and constructed for one set  
of avionic applications will probably be adaptable to an equally complex, 
albeit different, set of avionic requirements. With the possible excep- 
tion of the display subsystem, off-the-shelf hardware for the other 
NAVSTAR subsystems does not exist. 
study effort performed in the computing subsystem area  has consisted 
logically of two parts: 
With this thought in mind, the 
1) Transformation of NAVSTAR user  equations into 
generalized computer specifications 
2) Survey of state-of-the-art candidate computing 
systems which could be used for the NAVSTAR program. 97 
4.4. 1.2.  1 Transformation of NAVSTAR Equations 
The specifications for the computing subsystem have been derived 
by evaluating the appropriate NAVSTAR user equations for determining 
position. In addition, certain allowances have been made for special- 
purpose processing requirements, such as displays, input/output, and 
self - test  routines. 
The NAVSTAR user equations which a r e  analyzed in the next sec- 
tion a r e  described in detail in vol. 11. For  convenience, Figures 74 
and 75 reproduce the user  equation flow charts for both the SST and 
the simplified version thereof. The actual equations which make up 
each box and their justification a r e  given in sec. 3 of vol. 11. 
Late in the course of the study it was observed that the simplified 
set  of equations (Figure 7 5 ) ,  which operated along the same systems 
concept a s  the nonsimplified version, would not produce a significant 
cost reduction in hardware implementation. (See subsec. 4.4. 3. ) 
Consequently, i t  became necessary to think in te rms  of a radically new 
NAVSTAR system concept which would lend itself to low-cost hardware 
mechanization for slow-moving and low-accuracy users.  
was the MInimum Navigation Satellite Computations (MINSCO) technique 
which is described briefly in sec. 3 of this volume. 
The result 
4.4. 1.2.2 State-of-the-Art Surveys 
After preliminary computer specifications were generated, an 
industry-wide survey was conducted to determine the availability, suitability, 
and cost of possible candidate NAVSTAR computer systems. 
puter manufacturers were solicited, only those who are active in the 
avionics field and who are under contract to either a military o r  cornrner- 
cia1 agency for delivery of their proposed NAVSTAR computer system. 
Not all com- 
In addition, each company participating in the survey was encouraged 
to extrapolate the 1970-1975 costs based on the projected fruition of 
"blue-sky" designs now on the drawing boards. 
t a ry  nature of such data, only general price guidelines were expected 
along with the identification of the key technologies which would be 
responsible for improvement in 1970-1975 computer costs and perform- 
ance capabilities, 
Because of the proprie- 
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A second survey of computational equipment was required for the 
inexpensive user,  i. e.,  the operator of small-to-medium size marine 
vessels, who would be the prime beneficiary of the MINSCO NAVSTAR 
technique. 
equations required in the MINSCO system a r e  electronic calculators 
and/ or desk- top computers . 
The types of hardware suggested by the simple arithmetical 
4.4. 1. 3 Outline of Other Sections 
Subsec. 4.4.3 on computer sizing describes the programming 
techniques used to determine the memory size, execution rate, and the 
word length of the computer subsystem. 
necessarily less  refined than would be possible with'more sophisticated 
and expensive techniques. 
of the specifications by simulation techniques, a r e  made in subsec. 4.4.7. 
The results of this analysis a r e  
Recommendations for continued refinement 
Subsec. 4.4.4 describes the survey that was made of computer 
equipment meeting the specifications determined in subsec. 4.4. 3. 
establish a s  broad a base a s  possible for survey purposes, the specifica- 
tions were made very general. A large number of computer manufactur- 
e r s  were queried on their product lines, and replies were received f rom 
ten. Descriptions and costs of computers currently available off-the- 
shelf and meeting the general requirements 
To 
a r e  included. 
Subsec. 4.4. 5 describes desk-calculator equipment that could meet 
the needs of the small marine craft user.  
single unit buys; therefore, it  is highly probable that the potential costs 
for multiple units (should these be supplied a s  part of the user package) 
could decrease significantly. 
The prices listed a r e  for 
4.4.2 SUMMARY 
4.4.2. 1 General 
Analysis of the NAVSTAR user computational requirements resulted 
in three levels of computing complexity based primarily on the accuracy 
and rate of update demanded by the user. Established goals were: 
1) For supersonic aircraft  - better than 0. 1 nmi in 
position e r r o r  and an update rate of no less  than 
once per minute. 
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2) For general aviation - less than 1.0 nmi in position 
e r r o r  and update ra te  of once every 15 min. 
3) For the small marine craft - 1.0 nmi in position 
e r r o r  with present position updated once per hour. 
To determine memory size, execution rate, and data word length 
for the computational subsystem, the sets  of equations derived in sec. 3 
of vol. 11 were analyzed. 
computer with 4, 096 words of memory was capable of providing the 
required accuracy and update capability (see Table XVIII). For  the 
general aviation user  a computer with 2,048 words of memory was 
adequate. 
of calculations could be handled using only a small calculator, paper, 
and pencil. 
4.4. 2. 2 Availability of Off-the-shelf Hardware 
For  the supersonic aircraft  a medium-speed 
For the small marine craft user,  the relatively simple set  
# 
Unlike the other NAVSTAR user hardware subsystems, off-the- 
shelf hardware which is capable of handling the user requirements 12 
available for immediate delivery and in most instances has considerable 
excess handling capacity. 
TABLE XVIII 
SUMMARY OF NAVSTAR USER TOTAL COMPUTER 
MEMORY REQUIREMENTS 
Computational 
Requirements 
Positional determination 
! Display processing Input /output processing Computer self-test 
Data (constants and variables) 
Spa re  
Total 
NAVSTAR User Configuration 
SST 
(No. of 
Memory Locations) 
1750 
1000 
500 
846 
4096 
General Aviation 
(No. of 
Memory Locations ) 
840 
500 
250 
458 
2048 
4.4.2. 3 Generation of Preliminary Computer Specifications 
Analysis of the TRW NAVSTAR user equations resulted in the 
establishment of the processing requirements for the NAVSTAR computer 
system a s  shown in Table XIX. 
tion determination alone. 
The values given a r e  required for posi- 
Configuration 
SST user  equations 
Simplified‘ user  equa- 
tions 
From data on the memory size, processing time, word length, 
addressing, interrupts and input/output requirements, a generalized set 
of preliminary specifications was devised (Table XX). 
emphasized that the specifications exhibit no a priori equipment biases; 
they reflect only the minimum computational capability required to 
perform within the constraints of the TRW proposed NAVSTAR system. 
I t  should be 
Arithmetic Operations 
Memory 
Locations No. of Long No. of Short 
(No. of Words) Instructions Instructions 
1750 1270 1700 
840 558 515 
4.4.2.4 Results of Computer Survey 
Of 15 major manufacturers of airborne computers, 10 elected to 
match their available equipments against TRW performance specifica- 
tions. 
computers a r e  capable of handling the user  requirements and have con- 
siderable excess computing and data handling capacity. 
mates, however, show that over 1/2 the cost of computers is associated 
with the memory module, and future trends in integrated circuit develop- 
ment forecast that in 1970-75 a s  much a s  90 percent of the computer cost 
will be in the memory subsystem. Thus reducing the computer capability 
will not necessarily provide any meaningful overall cost reduction. 
Furthermore, the existence of extra computing capacity may not be ’ 
excessively high considering the potential growth requirements such as 
a i r  traffic control, collision avoidance, etc. 
As indicated in Table XXI, a large number of off-the-shelf 
Current esti- 
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TABLE XX 
NAVSTAR COMPUTER TYPICAL CHARACTERISTICS 
0 r gani za t i  on : 
Memory: 
Word length: 
Arithmetic : 
Add time: 
Multiply time: 
Indexing: 
Interrupt capability: 
Input /output: 
Size, volume, 
weight, and power: 
Environment: 
General-purpos e 
Random-access core, 4096 words expandable 
to 8 192, nonvolatile DRO operation 
221 bits including sign 
Binary, 2 ' s  complement, fixed point 
fractional 
s 5 0 p s e c  
5 500 p sec 
23 index registers 
One external interrupt 
One ser ia l  direct input/output channel a t  
250 kHz; 6 each input/output discretes 
Minimum for stated requirements 
To be installed in supersonic aircraft  
Present computer costs for quantity buys range from $13,000 to 
fi35,OOO with an average of about $23,000. Projection into the 1970-75 
4ra indicates that for the supersonic craft, quantity buys will range from 
$10, 000 to $15, 000; for general aviation, from $5, 000 to $10, 000; and 
for the small marine craft user,  from $500 to $1, 000. 
Should major breakthroughs occur in the development o f  low-cost 
memories for airborne environments, these costs would drop in propor- 
tion. 
result in significant decreases. 
current trends in large-scale integration ( M I )  could result in NAVSTAR 
computers being available for SST applications for less  than $10, 000; 
general aviation computers for less than $5, 000; and, small marine craft 
computers for several hundred dollars. 
Promising developments on batch-processed memories could 
Successful developments coupled with 
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4.4.3 COMPUTER SIZING ANALYSIS 
The basic design considerations discussed below reflect the,influ- 
ences of the NAVSTAR computational requirements and the state-of-the- 
a r t  in computer technology. 
(Table XX), which resulted from the computer sizing study, describes 
a device which is well within the capability of existing equipments yet 
provides a relatively large margin for e r r o r  or  expansion. 
for generating the specifications a r e  not new or unique but represent 
established methods of estimating. 
in the derived values since the specification seems to represent an upper- 
performance bound. 
The specification for the NAVSTAR computer 
The techniques 
It i s  felt that high confidence exists 
4.4. 3. 1 Memory Size Analysis 
Two independent methods of estimating memory requirements were 
employed in the study: one technique utilizes a tally of estimated opera- 
tions and the other extrapolates memory requirements based on coding 
projections. 
the two methods correlated within 5 percent. 
The total number of memory words estimated by each of 
The estimating techniques which a r e  described in the subsequent 
paragraphs have been employed on a number of TRW programs and have 
resulted in very reliable memory estimates. 
mated are on the high side to provide a margin of safety. 
noted that the application of these techniques provides an estimate of 
memory requirements, not execution time. Subsec. 4.4. 3. 3 will describe 
the method for estimating this latter quantity. 
In fact, all e r r o r s  esti- 
It should be 
Table XIX gives the total memory requirement a s  1750 storage 
locations for processing the NAVSTAR user  equations on position deter- 
mination. Additional processing requirements include: 
1) Display processing 
2) Input/output processing 
3) Computer self-test. 
A conservative estimate, based on similar processing for other projects, 
indicates that about 1000 locations would be a reasonable maximum for 
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these three items. The actual numbers will, of course, depend on the 
characteristics and operation of the devices that a r e  addressed by the 
computer and on the input/output characteristics of the computer. 
another 500 locations a r e  set aside for  data, both constants and variables, 
total actual memory requirement will be 3250 locations. 
4096-word memory should provide some margin for special requirements, 
such a s  double-precision computation (which depends on word length) or  
the implementation of inner and outer loops (which depends on execution 
rate). 
If 
Selection of a 
The equations for the general aviation user were also analyzed to 
estimate probable memory size. Using the same techniques described 
above, an estimated 2048 words were considered adequate. The actual 
number of memory locations is about 1500, but since memories generally 
come in at  least 1024-word increments, the requirement was set at  2048 
words. A s  indicated above, the unused memory provides an adequate 
margin for special requirements. 
4.4. 3.  1. 1 Estimate by Operation Count 
~ 
The most common expressions encountered in computation can be 
shown as:  
y = (x.Y. z t a) (1) 
y = (a.x t b.y) (2)  
An analysis of the elementary coding requirements of these two expres- 
sions would reveal that Eq. ( 1 )  requires five instructions (CLAX, M P Y Y ,  
MPY Z ,  ADDA, STORESUIT), and Eq. (2)  requires seven instructions 
(CLAX, MPYA, STOAX, CLAY,  MPYB, ADDAX, STORESULT). Both 
expressions contain only three arithmetic instructions; the remainder 
a r e  load and s tore  instructions. 
If we double the number of arithmetic operations in the expressions 
and temporarily ignore the other coding requirements, the new figure 
of six will allow for one unnecessary instruction in estimating the coding 
requirements for  Eq. (1) and will be short by one for Eq. (2). 
hypothesize that the expressions to be evaluated a r e  an evenly divided 
mixture of these two, then the technique of counting the arithmetic 
If we 
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operations and doubling them should provide a reasonable estimate. 
provision for scaling and housekeeping has  been made, but a factor of 15 
percent added to the total provides adequate coverage. 
No 
The calculation of special functions , such as trigonometric func- 
tions, matr ix  operations, and square roots is usually handled by sub- 
routines; they a r e  coded once and special linkage instructions a r e  invoked 
for each requirement to compute the function. The number of storage 
locations included for  each linkage depends upon the frequency of sub- 
routine use. The number of calls a r e  counted for each subroutine and 
this number is multiplied by the number of linkage instructions for the 
particular subroutine. Then, the number of instructions required for 
the subroutine l ibrary is added and the total is the number of memory 
locations required. 
Example of Estimate By Operation Count. Let us estimate the 
A A  A number of operations required to compute the values x, y and z whose 
equations are: 
A x = v (sin + cos h cos + sin A s i n + )  
A y = v(sin+ sin A cos + - cos A s i n + )  
A 
z = v (cos + cos q J )  
(3 )  
(4) 
(5) 
Eq. ( 3 )  requires four multiplies and one add for a total of five arithmetic 
operations; Eq. (4) also requires five operations; while Eq. (5) requires 
two. The total number of arithmetic operations for the 3 equations is 
therefore 12 which when doubled is 24; adding 15 percent gives the 27 
required locations. 
form direct  coding of the 3 equations, this would result  in  22 instructions, 
2 temporaries, and storage for the values of x, y, and z ,  for a total of 
27 locations. 
that the estimate was very precise (assuming, of course, that the transcen- 
dental functions s i n + ,  cos+ ,  s i n + ,  etc., have previously computed 
and stored). 
However, i f  instead of estimating, we were to per-  
A A  A 
Hence, in this illustration, which is quite typical, we observe 
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4.4. 3. 1.2 Estimate by Coding Projection 
Another method employed to estimate memory size is to code 
various representative sections of the computation using a basic instruc - 
tion set  and then to extrapolate the results to an estimate of memory size 
for the total problem. 
manner; however, the accuracy of the estimate generally depends upon 
the experience of the estimator. 
gains (Item 9 appearing in the flow chart of Figure 73)  i t  can be shown 
that coding the computation of the quantity K 
for estimating the memory requirements of the entire block of computa- 
tion. To generate K requires approximately 24 instructions plus 
matrix subroutines. 
for computation of B- l  which gives 189. Actual coding shows 190 locations 
are necessary. 
Extremely good estimates can be achieved in this 
For example, in the calculation of filter 
can be used a s  a basis 
P l  
Pl 
The estimate is then 7 x 24 = 168 locations plus 21 
4.4. 3. 2 Timing Analysis 
To specify the computer execution rate, i t  was necessary to analyze 
The following analysis was the basic cycle of the user  system operation. 
performed for the supersonic aircraft  but i t  should be apparent that the 
underlying technique would apply for all other NAVSTAR user  configurations. 
4.4. 3. 2. 1 Iteration Rate 
A preliminary investigation of the requirements of a supersonic 
aircraft  for accurate position fixing indicated that an update rate of once 
per minute could assure  an instantaneous position e r r o r  of less than 
0. 1 nmi. The satellite system broadcasts ranging information and 
ephemeris data over a time-division-multiplexed link i n  which each 
satellite is available every 2 sec;  this is the maximum time available for 
processing data from a single satellite. 
output functions, display processing, self -test, and possible new functions, 
an iteration time of 0 .75 sec was selected a s  a measurable design goal. 
To leave a margin for input/ 
4.4. 3. 2. 2 Execution Rate 
To provide a basis for analysis, a hypothetical computer instruction 
repertoire was divided into two classes of instructions, the short instruc- 
tions (add, subtract, load, and store) and the long instructions (multiply 
and divide). 
more than 10 times the rate  of the short instructions. Tables XXII 
and XXIII illustrate the actual number of instruction executions in te rms  
of longs and shorts which were required for each section of the flow 
chart  for the supersonic and general aviation user  configurations. This 
number will generally agree with the number of storage locations except 
where subroutines and loop coding are employed; for example, deter- 
mining the total number of instructions executed during a matrix operation 
depends on the matrix size, even though the program size is fixed. 
Formulas have been developed which permit calculation of the number 
of executions based on the parameters (m, n) and the particular operation 
(ADD, MULTIPLY, INVERSE, o r  TRANSPOSE). 
The latter are assumed to have an  execution rate of no 
t 
A total of 14,400 instruction executions were required, of which 
1700 were short instructions. 
is given by the following expression: 
The formula for the execution time, t, 
s x t+Q x 10 t = 0.75 
o r  
0.75 
t = s + l O Q  
where 
s = number of short instructions 
Q = number of long instructions 
t = execution time for short instructions 
Using the values shown in Table XXIII, the time, t,  for computing a short 
instruction is 52 sec. Since this number is well within the state-of-the- 
a r t  of today's airborne computers, the NAVSTAR computer specifica- 
tion (Table XX) called out 50-psec requirement for short  instructions 
(the add time) and 500-psec for long instructions (the multiply time). It 
is interesting to note that all  the computers described i n  subsec. 4.4.4 
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Chart 
Block 
No. 
1 
2, 3,4 
596.7 
8 ,9  
10 
11 
12 
A 11 
All 
TABLE XXII 
COMMERCIAL AIRCRAFT (SST) COMPUTER 
MEMORY ALLOCATION 
Function 
Ini t iali z e 
New ephemeris anc 
satellite position 
and velocity 
Range residuals 
Measurement ma - 
t r ix  and filter 
gains 
Estimate matrix 
and update 
Matrix propagation 
U s e r  fix 
Input / output 
Subroutines: 
Sin/ c os 
Matrix function 
Tan-'/cos- 
Square root 
Total 
Memory 
doc ations 
50 
90 
100 
275 
240 
180 
100 
50 
50 
435 
130 
50 
1750 
No. of Arithmetic Operations 
Multiply 
15 
20 
15 
-- 
15 
50 
10 
200 
775 
60 
90 
1250 
Divide 
20 
Add 
40 
75 
75 
275 
230 
130 
75 
t 
800 
1700 
9 
See Figure 74 in sec. 4 of this volume and sec. 3 of vol, 11. 
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::Flow 
Chart 
Block 
No. 
1 
2, 3 
495 
4.7 
8 
9 
A 11 
TABLE XXIII 
SIMPLIFIED USER COMPUTER MEMORY ALLOCATION 
Function 
Initialize 
Satellite position 
Cor r ect range 
difference and 
r e  sidual s 
Measurement 
matrix and 
filter gains 
Estimate and 
covariance 
User fix 
Input / output 
Sub r out in e s : 
Sin/ c os 
Matrix function 
Tan" 
Square root 
Total 
Memory 
Locations 
20 
50 
50 
125 
85 
85 
50 
50 
200 
75 
50 
No. of Arithmetic Operations 
Mu1 t iply 
5 
10 
10 
30 
5 
10 
2 30 
90 
30 
125 
545 
this volume and sec. 3 of vol. 11. 
Add 
15 
40 
35 
100 
80 
65 
180 
515 
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satisfy this requirement which indicates that word length is not critical 
since double-precision operation subroutines could be used to minimize 
quantization e r ror .  
4.4. 3. 3 Word Length Analysis 
To achieve a position accuracy to within 0. 1 nmi of true position, 
the data or operand word length must be sufficient to permit storage and 
processing operations on the variables so that the quantization e r r o r s  due 
to truncation do not significantly influence the end result. 
l i s ts  the satellite input data and their resolution requirements. (See sec. 3 
of vol. I1 for further details. ) 
Table XXIV 
An analysis of the computation has shown that the resolutions sug- 
gested by Table XXIV a r e  required if the e r ro r  bound of 0.1 nmi is to 
be met. 
that a word length of 20 bits, plus sign, would be adequate for most 
computations. More precise simulation, however, is still  required to  
determine to what degree double-precision operations, or more accurately, 
a longer word length i s  required. 
calculations a r e  most critical, and a word length of 28 to 32 bits is 
recommended. 
Further analyses by simulation of critical computations suggest 
The matrix operations for the filter 
4.4. 3.4 Computational Requirements for MINSCO 
Par .  4.4. 1.2.1 points out that consideration of the needs of the 
user whose update rate and accuracy requirements were not critical led 
to the development of the computational technique referred to a s  the 
MINSCO technique. 
1)  
The basic assumptions underlying this technique are:  
One hundred "reference regions" a r e  chosen for the 
surface of the earth; each region consists of approxi- 
mately 400 mi on a s ide .  The center of each 
region is determined a s  a reference point and the 
user has the table of these points. 
2) The user receives range measurements from 
satellites. In addition, he receives sufficient 
data on a voice channel to enable him to calculate 
his position relative to the nearest reference point 
by means of the following expansions: 
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K1 (X1 - XlO) + K2 (XI  - Xl0)  
or south of nearest 
User miles north 
= +K3 (X2 - X20) + K4 (X2 - X20) 
+K5 (X3 - X30) +K6 (X3 - X30) 
I I reference point 
2 
K7 (X1 - X l 0 )  +K8 (X1 - Xl0) 
2 or west of nearest 
User miles east 
reference point 
= +Kq (X2 - Xz0) +K10 (X2 - Xz0) 
2 
+K11 (X3  - X30) + K12 (X3 - X30) 
I 
Let four visible satellites be numbered 1, 2, 3, 4; then the quantities 
above a r e  defined: 
=measured range difference between satellite 1 and 
2. X and X a r e  defined similarly. 2 3 
x1 
= range difference from satellite 1 and 2 to the 
reference point with correction terms such a s  
clock drift, motion, etc. 
larly defined. 
x l o  
X20 and X30 a r e  simi- 
K12 a r e  parameters determined by the geometry of the four satellites involved in the range difference 
measurement which a r e  updated approximately 
every 15 sec by the ground track station. 
K 1 . .  . 
As it can be seen, Xl0, Xz0, X30, K1 . . . K12 have to be received and 
manually or  automatically stored along with the four range measurements 
needed to form X1, X2, and X3. Once this has occurred, the two offset 
distances may be calculated using only 12 multiplies, 10 additions and 
6 subtractions or  less. 
parameters have been obtained, the fix determination time should be less  
than 5 min.’ 
Even with only a desk calculator, once the input 
If the user then wishes to compute his position in terms of latitude 
and longitude, since the latitude and longitude of the reference point a r e  
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known, the solution of a few general equations should be able to generate 
them. 
This solution may be done directly or by calculating in incremental 
-latitude and longitude which a r e  added to  those of the reference point to 
get the user 's  position. 
4.4.4 AEROSPACE COMPUTER SURVEY 
4.4.4.1 General 
A number of potential suppliers were canvassed to provide data on 
existing off -the - shelf hardware according to the preliminary s pecifica - 
tions for  a computational subsystem (Table XX) . 
that the time frame for hardware for this program was five o r  more years  
away, two factors influenced the decision to solicit companies with an 
off-the- shelf capability and they were: 
While it was evident 
1) The trend in computer development has shown a factor 
of 10 or more improvements in performance every 
five years. If existing hardware meets the perfor- 
mance specification, better hardware will be available 
in the time frame of our study. 
2) The unit cost of computer hardware has experienced 
a remarkable downward trend within the past five years. 
The continued technological breakthrough in compon- 
entry and materials processing permits us to project 
this trend even further into the foreseeable future. 
These two factors, today's performance and cost, a r e  therefore proposed 
as the upper bound with the probability of significant future improvement. 
The computers described in this subsection a r e  state-of-the-art, 
general-purpose digital computers. 
might be developed by using a special-purpose computation subsystem, 
it was decided to select the general-purpose approach for several 
reasons: 
While a more cost-effective system 
1) The development of a special-purpose computer would 
entail considerable nonrecurring costs . 
2) The software for such a computer would be limited. 
'* i '. 1 
1' 
P B  
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3) Special-purpose computers have limited growth 
capability; this consideration is important since 
the possibility of adding other functions such as 
traffic control and collision avoidance is highly 
probable. 
No recommendations of a particular computer have or should have 
The objective was to provide a broad survey been made for this report. 
of current technology to project the available equipments and suppliers 
of the 1970 to 1975 time frame. 
While the computers described herein will solve the general avia- 
tion problem, it seems reasonable to assume that the reduced accuracy 
and less-frequent update requirements would make a less  sophisticated 
computer more desirable. While a number of computers of this nature 
exist, all those surveyed were designed for cgmmercial ground environ- 
ment and would have to be ruggedized for airborne use. 
Since the computing requirements for the small marine craft  user 
did not call for a stored-program computer, a separate survey was made 
of desk-top calculating equipment. 
of this survey. 
Subsec. 4.4.5 describes the results 
4.4.4.2 Survey Implementation 
A basic assumption in the present study was that the NAVSTAR 
user system would be self-contained and be capable of providing the user 
with all the necessary data on present position, velocity, and altitude 
without referencing other NAVAIDS aboard the aircraft. 
A large group of computer suppliers was requested to supply 
availability and budgetary cost data on any and all  products that seemed 
to meet the proposed specification. 
section of the suppliers of airborne digital computers) replied; their 
proposed computers a r e  briefly described in the following paragraphs 
and a r e  summarized in Table XXV. 
Ten companies (a significant cross-  
Each of these companies was briefed on the TRW NAVSTAR system 
and was asked to submit budgetary quotations for large quantity purchases 
of suitable computer systems. It was stipulated that no nonrecurring 
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development costs were to be involvedand, if a company had a group of 
computers that satisfied the requirements, only the least costly was to be 
proposed. 
panies. 
Table XXVI lists the quotations received f rom the 10 com- 
COMPUTER PRICE QUOTATIONS 
Unit Price for Quantities Shown 
(Thousands of Dollars) 
Compute r 
Company (Model No. ) 100 500 1000 1500 5000 
AC Electronics Magic 31 1 37 34.2 30 28 26.5 
Autonetic s D26 J 52 46.7 41 39 35 
Control Data 5360 30 25 20 19 18 
General Electric M-355 - -  45 43 42 -- 
Hughes HCM-205 40 35 30 25 20 
IB M 
(16K - 8 b i t  words) 4 -TC 27 24 21 20.5 19.5 
Litton LC-728 38.8 37 34.3 33 30. 5 
Nor tr onic s NDC-1060 38.8 36.2 34.5 33.9 33.3 
Teledyne ccc 33, 1 23.2 19.5 17.6 13.3 
Univac 1818 25 15 15 15 14 
Ayerage Price 35.7 32.1 28.8 27. 3 23. 3 
TABLE XXVI 
A 
4.4.4.3 Proposed Companies 
Table XXVI provides a quick overview of 10  computers that a r e  
capable of satisfying the computational subsystem requirements for the 
SST user.  
description of the characteristics of each of the 10 computers. 
compares the physical characteristics of nine of these computers. 
Pars. 4.4.4. 2 .1  through 4.4.4. 2. 10 provide a summary 
Figure 7 6  
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4.4.4. 3. 1 AC Electronics Magic 31 1 
General. The Magic 311 is a member of the AC Electronics Magic 111 
ser ies  of general-purpose digital computers. 
machine with 24-bit data words and 12-bit instruction words. Negative 
numbers a r e  represented in 2 ’ s  complement form. The Magic 311 is a 
serial  computer with an instruction repertoire of 18 basic instructions. 
Add/subtract takes 19.5 psec, multiply takes 32. 5 psec, and divide requires 
33.2 psec. 
register which can be used for relative addressing. 
It is a single address 
The computer does not have index registers but there is a bias 
* 
Memory. The memory for the Magic 311 is a random-access, 
coincident-current, DRO, ferrite-core memory with 6144 12-bit words. 
The memory is designed to allow direct interchangeability of magnetic 
memory modules with a capability of electrically alterable or fixed 
(wired-in) program storage. 
the range -55 to 100°C. 
The memory is designed to operate over 
Input/Output. The input /output unit provides the basic communica- 
tions between the central processor and the associated subsystems. 
direct channel to the memory has been provided f o r  the processing of 
the input/output data. 
noninterfering basis with the normal operational program. 
mum cycle time is under program control and will be 600 msec for most 
applications. 
under the control of priority logic. 
gram control but a r e  synchronized through the input/output channel. 
A 
This input/output memory channel operates on a 
The maxi- 
The input/output processes digital input data a s  required 
Digital output rates a r e  under pro- 
I 
The digital input/output channel contains buffer registers and 
associated logic necessary to provide both ser ia l  binary and ser ia l  
binary- c oded decimal inte r face. 
Three digital data channels transmit digital data to other subsys- 
tems. Channel 1 transmits binary-coded decimal data, channel 2 trans- 
mits binary data, and channel 3 transmits binary-coded decimal data 
and control data. A transmitted word consists of 24 data bits and 8 label 
bits. Separate line drivers a r e  pro.vided for  clock, data, and synchroni- 
zation for each channel. 
shared for all  three channels. 
A common data and address register is time- 
121 
Three digital data input channels a r e  provided to accept data 
Two input registers a r e  available to accept digital other sources. 
from 
data 
concurrently. 
received word will consist of 24 data bits and 8 label bits. 
Access to the register data is under program control. A 
Software. The following software and programming aids are 
available f o r  the Magic 311 computer: 
1) Assembler 
2) Load program 
3) Simulator 
(These programs a re  executed on an IBM 7090 or 
IBM 704 in the FORTRAN IV and IBMAP languages.) 
4) Diagnostic s 
5) Subroutine library. 
Physical Characteristics. The computer is housed in a standard, 
short, one-half ATR case per  ARINC 404 specifications and weighs 
29.64 lb. 
and modules. 
circuits to the module structure and then to the other cold wall of the heat 
exchanger. 
the heat f rom the modules without passing over the electronic assemblies 
It i s  composed of replaceable plug-in circuit card assemblies 
Heat is transferred by conduction from the electronic 
A blower forces a i r  through the heat exchanger to remove 
or connectors. 
4.4.4. 3. 2 Autonetics D26J 
The D26J is  a microminiaturized, gene ral-purpose, binary digital 
It is a single-address machine with both data and instruction computer. 
words 24 bits in  length including sign. 
in 2's complement form. 
Negative numbers a r e  represented 
The D26J is a parallel processor with an instruction repertoire of 
46 basic instructions including double-precision add/ subtract. 
operations a r e  7.2 psec, multiply i s  15. 3 psec, and divide is 30.6 psec. 
Double-precision add/subtract i s  10. 8 psec. 
registers,  indirect addressing, and automatic power control to prevent 
memory loss during power transients. 
Short 
The computer has eight index 
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Memory. The D26J memory consists of from 4,076 to 32,768 word 
memory modules of coincident-current DRO core. 
24 bits and the cycle time is 3.6 psec. 
rent source is used to ensure proper memory readout signal over a wide 
operating temperature range. 
The word length i s  
A temperature-compensated cur- 
Input/Output. The D26J input/output section is of modular design 
to provide the capability for high-speed data transmission simultaneously 
and independently of the central processor. The standard input/output 
section consists of a parallel 24-bit input channel and a parallel 24-bit 
output channel, each capable of data transfer ra tes  up to 50,000 words/sec. 
Interrupt Feature. The D26J has 20 program interrupts with both 
These interrupts a r e  external and internal control under fixed priority. 
grouped into three types: real-time clock, external, and internal (in 
the order of descending priority). All interrupts can be enabled or  dis- 
abled by the central processor program. 
Software. The following software and programming aids a r e  
available for the D26J computer: 
1) Symbolic assembly program 
2) Computer functional simulator 
3) Relocatable loader 
4) Boot s t rap  loader 
5) Functional test  program 
The symbolic assembler,  simulator, and relocatable loader a r e  pro- 
grammed to operate on the IBM 7094 computer system. 
Power Supply. The D26J power supply consists of a transformer 
rectifier set, battery switching electronics, a regenerating dc-to-dc 
converter, and a ser ies  voltage regulator. It performs the following 
functions: 
1) 
2) 
Isolation of dc power and ground signals 
Regulation of secondary voltage outputs 
123 
3) 
4) 
Prevention of R F I  f rom being conducted back to  the 
primary power source 
Operation with input power from a t28-vdc source 
during power transients of the primary ac supply. 
Packaging. The D26J computer is designed to slide into a rack and 
to  mate with system connectors at the r e a r  of the chassis. The computer 
requires forced-air cooling and is designed to meet MIL-E-5400 Class 2X 
and MIL-1-6181 environment. It has 16,384 memory words, the volume is 
0.85 cuft ,  and the weight is 501b. Interconnection of the electronic modules 
and the core memory stack is accomplished with a single MIB. The MIB is 
made up of several independent layers  which contain conductiv'e par ts  sim- 
i lar  to a printed circuit board. 
layer laminated boards. 
4.4. 4. 3.  3 Control Data 5360 
The logic circuitry is  mounted on multi- 
General. The control data 5360 is a microminiaturized, general- 
purpose, binary digital computer. 
data and instruction words 24 bits in length including sign. 
bers  a r e  represented in 2 ' s  complement form. 
It is a single-address machine with both 
Negative num- 
The 5360 is a parallel processor with 31 basic instructions. The 
short operations require 12 psec, and the long operations 90 psec. The 
computer has 28 index registers and automatic power control to prevent 
memory loss during power transients. 
Memory. The memory for the 5360 i s  a coincident-current core 
memory with 24-bit words and random-access capability. 
time less  than 6 psec  and an access time less  than 1 . 5 ~  sec. 
design of the computer is such that the memory system i s  functionally 
expandable in modules of 4096 words to 32,768 24-bit words. 
It has a cycle 
The logic 
Input/Output. The input/output section of 
the data communication with the outside world. 
of the following: 
1) 
2) 
One 24-bit parallel input channel 
One 24-bit parallel output channel 
the computer provides 
Its capabilities consist 
3) Two 8-bit parallel peripheral input/output channels 
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4) Two ser ia l  input channels 
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5) One ser ia l  output channel. 
The 24-bit parallel input channel can accommodate up to 12 select- 
able devices and the 24-bit parallel output channel can accommodate up 
to five selectable devices. 
one input and one output device each. 
one device each. 
Two 8-bit parallel channels can accommodate 
The ser ia l  channels accommodate 
Interrupts. The 5360 has internal electronics for  accepting eight 
external interrupts through discretes received at 8-bit inverters. 
No. 1 is permanently wired in the computer to have the highest priority. 
Bit Nos. 2 through 8 a r e  under program control. Bit No. 3 is available 
for an operator maintenance console. 
Bit 
I. 
Software. The following software and programming aids a r e  avail- 
able for the 5360: 
1) MICAP assembly program (executed on CDC 1604) 
2) Maintenance test program 
3) Simulator (executed on CDC 1604 or 3600) 
4) Subroutine library. 
Packaging. The computer is designed to slide into a rack and mate 
with system connectors a t  the rear  of the cabinet. 
of 30 cu ft/min enters the rear  of the cabinet and exhausts at the front. 
The computer is 7-1/8 in. wide, 7 in. high, and 19-3/4 in. long with a 
core memory up to 8192 words. This unit weighs 30 lb. 
designed to operate satisfactorily under the environmental conditions of 
MIL-E-5400 Class 2X and MIL-1-6181. 
Forced a i r  at  a rate 
The 5360 is 
4.4.4. 3.4 General Electric M-355 
General. The General Electric M-355 is a small, lightweight, 
militarized, general-purpose digital computer. 
binary, fixed-point computer that utilizes a random-access coincident- 
current memory. 
length: 6-,  9-, 18-, o r  36-bit negative numbers a re  in 2 ' s  complement form. 
The M-355 is a parallel, 
The computer accommodates data of variable word 
1 2 5 '  
The M-355 provides 91 instructions, 18 bits in length with one 
single-address instruction per word. The add instruction requires 2 psec, 
the 36-bit multiply requires 2lpsec, and divide requires 22 p sec. Three 
index registers and multilevel indirect addressing with indexing a t  all  
levels give an addressable memory capability of up to 32,768 18-bit words. 
Memory. The M-355 memory is a random-access, coincident-cur- 
rent DRO core storage with a capacity of 16, 384 36-bit words in modules 
of 4096 words. The cycle time is 1 or  2 p sec. 
Input/Output. The input/output is designed to facilitate real-time 
concurrent servicing of multiple data processing peripherals and non- 
standard external devices. 
modate a total transfer rate of 1, 000, 000 words/sec (with 6, 9, 18, or 
36 bits per word) independently of process or operation through the use 
of an input/output controller (IOC). 
from the M-355 memory independently on a "cycle stealing" basis. 
channel of the IOC i s  tailored to the specific needs of the external equip- 
ment, which is facilitated by the bus structure off the IOC. 
Up to 16 channels can be provided to accom- 
All data transfers go directly to and 
Each 
Interrupt System. The M-355 has up to 128 separate input/output 
interrupts which a r e  arranged in 8 groups or levels of 16 interrupts. 
Each interrupt has a unique core location assigned to it, which should 
contain the address of the appropriate service routing. 
may be masked in groups which postpone their recognition until the mask 
is limited. 
the mask setting. 
The interrupts 
In addition, all interrupts may be inhibited independently of 
Software. The following items of software a r e  available for  the 
M- 355: 
1) 
3) 
4) 
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Assembler (executes on any General Electric 
compatible /6 00 computer) 
Simulator (executes on any General Electric 
compatible / 600 computer) 
Utility package 
Library subroutines . 
r 1  4 .4 .4 .3 .5  Hughes Aircraft 
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General. The Hughes HCM-205 is a small, lightweight, militarized, 
general-purpose digital computer. 
both data and instruction words 18 bits in length including sign. 
numbers are represented in 2 ’ s  complement form. 
It is a single-address machine with 
Negative 
Memory. The HCM-205 memory is variable f rom 4096 words to  
16, 384 words in 2048-word modules. 
cycle time is 2 p sec. 
and operates over the temperature range of -55 to t 100°C. 
is fully integrated, using monolithic and hybrid circuits, and i t  i s  fully 
protected against power transients. 
The word length is 18 bits and the 
The memory is a coincident-current DRO core 
The memory 
Input/Output. The HCM-205 input/output is under computer pro- 
gram control and provides one 18-bit parallel input/output ckiannel to an 
input / output controller . 
control over a l l  input/output functions. 
be externally controlled as needed. 
interrupts a r e  available. Available through the input/output controller 
a r e  discrete input/output, se r ia l  input/output, 18-bit parallel input/ 
output, and incremental input/output. 
The input /output controller provides centralized 
It is program-controlled but can 
Up to 18 levels of external priority 
Software. The following software and programming aids a r e  
available for the HCM-205: 
1) Assembler 
2) Simulator 
3) Utility programs 
4) Subroutine l ibrary 
5) Diagnostic programs. 
Physical Design. The HCM-205 computer is designed to reduce 
weight and volume by interconnection minimization and a unique packag- 
ing method which employs three-dimensional interconnection of com- 
ponents in a common module frame, unit structure, and heat exchanger. 
The HCM-205 weighs 13.3 lb and requires 0.2 cu ft of volume with an  
8192-word memory and power supply. Thermal design is simple and 
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efficient. Heat is 
module frame and 
transmitted from the integrated circuit flatpack to the 
then directly to the cooling air. The airflow require- 
ment is 0. 7 lb/min at  80°F maximum inlet temperature. 
will meet or  exceed the MIL-E-5400 Class 2 specification. 
4.4.4. 3 .6  IBM 4n-TC 
The HCM-205 
General. The IBM 4m-TC is a general-purpose, stored-program, 
binary digital computer with a single address and instruction words of 8, 
16, o r  24 bits and data words of 16 o r  32 bits. 
represented in 2 's  complement form. 
Negative numbers are 
The 4rr-TC uses an 8-bit byte parallel data transfer operation and 
multifunction register. 
54 instructions. 
word (short, long, o r  immediate) but a long add or  subtract (16-bit 
instruction, 16-bit operand) takes 18 psec; a long multiply or  divide, 
54psec. 
power sequencial. 
The computer uses an instruction set made up of 
# 
Execution times depend on the length of the instruction 
The 4r-TC has no index registers but does provide automatic 
Memory. The 4.rr-TC has a basic 8, 192 8-bit byte core storage 
which is expandable to 65, 536 8-bit bytes. 
read/write cycle time. 
selection scheme. 
range of -55-to 100°C. 
Main storage has a 2. 5-ysec 
The memory uses a coincident-current (3-D)  
Operation i s  possible over the ambient temperature 
Input/Output. The input/output selection of the computer performs 
the following functions: data transfers,  device address generation, data 
formatting, real-time clock generation, field -oper ating -unit hardwar e 
control, and interrupt control. This section contains the following: 
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One input/output channel, 16-bit parallel, program- 
controlled 
One input/output channel, serial, program-controlled 
Thirteen control lines (6 lines decoded, 5 lines (32  
addresses) not decoded, 2 read/write lines 
Three external interrupts (1 level) 
Six discrete outputs, (latched, test, or operational) 
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6) Seven discrete inputs (levels sampled, tests, or 
operational) 
7) Three timing signal outputs. 
Interrupt System. The interrupt system used in the computer 
permits the operating state to change in response to conditions external 
to the system. 
the computer. 
allow an interrupt of an interrupt, which can be handled under program 
control. 
There a r e  three external interrupt levels designed into 
The interrupt operation is single priority and does not 
Software. The following software and programming aids a r e  
available for the 4.rr-TC computer: 
1) Assembler program 
2) Service programs 
3) Dynamic program checkout system. 
Packaging. The computer design was based on the requirements 
for a small, low-power, extremely rugged unit. The computer is 10 in. 
deep, 16.5 in. wide, and 4. 0 in. high with a volume of 0. 38 cu ft. 
computer is mounted on an isolation rack to meet the shock and vibration 
requirements of MIL-E-5400H Class 2. 
The 
It weighs 17.7 lb. 
4.4.4. 3.7 Litton LC-728 
General. The Litton LC-728 is a low-cost, high-performance, binary, 
general-purpose digital computer. Its design is based on fitting the machine 
to the requirements. 
modularity concept: memory, input/ output, and arithmetic unit. 
4 
Three a reas  of the LC-728 design make use of the 
The LC-728 is a two-instruction, two-address-per -word computer, 
with a 28 -bit word length. Negative numbers a r e  handled in 2 ' s  complement 
form. Arithmetic and logical operations a re  generally performed in paral-  
le l  on 4-bit bytes. The bytes a r e  sequenced serially at a 2-MHz rate. 
Memory. The LC-728 memory system consists of from one to eight 
modules, each containing 4096 words of memory, and one set of memory 
interf.ace logic, which consists of a 28-bit buffer register,  a memory 
address register, and the timing and control systems. 
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Input/Output. The LC-728 input/output system provides a digital 
Data transfer paths include interface for use with external equipment. 
a basic 28-bit serial/parallel  register and memory interleave. The 
serial/parallel  input/output channel is set  up by the digital computer 
under program control and then communicates with an external device 
under i ts  control. 
Interrupt System. Program interrupt is handled through a single 
interrupt request line, which is available to the interface and transfers 
program control to any place in memory specified by an address gen- 
erated in the interface. 
Software. The following items of software a r e  available with the 
LC-728: 
1) Assembler 
2) Simulator 
3) Program editor 
4) Fortran IV complier 
5) Diagnostics 
6) Subroutine library. 
Packaging. The LC-728 computer is a microelectronic unit, using 
a combination of monolithic integrated circuits and flatpack hybrid 
microelectronic circuits. 
circuits a r e  used for all  logic elements. The flatpack microelectronic 
circuits a r e  used for high power and nonrepetitive circuits in memory. 
Transistor-transistor logic (TTL) integrated 
4.4.4. 3. 8 Nortronics NDC-1060 
General. The Nortronics NDC- 1060 is a microminiaturized, general- 
It i s  a single-address machine with both 
Negative num- 
purpose, binary digital computer. 
instructions and data words 24 bits in length including sign. 
bers  a r e  represented in 2 ' s  complement form. 
The NDC-1060 is a parallel processor with an instruction reper- 
toire of 42 basic instructions, which operate on whole words or  half- 
words. Short operations a r e  
Instructions may be modified 
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8 psec for 28 bits, multiply is 74 psec. 
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table relative addressing, or any combination of these. 
subroutine nesting capability with return address for each level auto- 
matically stored in the roll table. 
available a t  each subroutine nesting level. 
There is unlimited 
There are seven index registers 
Memory. The NDC-1060 memory consists of random-access DCO 
core  storage with a capacity of 16, 384 28-bit words in modules of 4096 
words. 
time. 
The cycle time is 2 psec with parallel readout of 14 bits a t  a 
Input/Output. The input/output concept employed by the NDC- 1060 
provides flexibility for adaptation to a variety of applications. All input/ 
output communication is routed through the input/output section. Both 
internally and externally controlled input/output operations a r e  provided. 
Internally controlled operations a r e  executed in accordance with the 
stored program and externally controlled operations are executed as the 
direct  or  indirect result of an interrupt signal. 
Interrupt Feature. The basic control mechanism available to 
external devices is the interrupt. 
are reserved for interrupts. 
associated with each interrupt. 
by command. 
In the NDC-1060, 32 memory locations 
The input/output supplies an address 
The computer can inhibit al l  interrupts 
Software. The following items of software a r e  available for the 
NDC- 1060: 
1) Computer diagnostic program 
2) Symbolic assembler (SASS) for IBM 360/65 
3) Computer simulator for IBM 360/65 
4) Utility arithmetic routines 
5) Program loading routines. 
Packaging. 
of one ATR case. 
assembly, memory assembly, input/output assembly, and power supply 
assembly. 
The NDC- 1060 computer is housed within the envelope 
There are four individual plug-in modules: logic 
Low weight is achieved through maximum use of thick-film 
3 
. . I  
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hybrid circuits and integrated circuits by combining computer and buffer- 
ing functions in one case, and by using a minimum of structure consistent 
with connective cooling. 
memory the NDC-1060 weighs 38 lb. 
meet the MIL-E-5400 (G), Class 1 specification. 
The volume is 1510 cu in. and with an 8K 
The computer was designed to  
4 .4 .4 .  3.  9 Teledyne Computer Central Complex 
General. The Teledyne computer central complex is a system of 
digital computing modules designed to perform the computations and 
decision-making functions required in advanced guidance and control 
applications. 
The computer central complex consists of two types of computing 
devices in addition to the necessary input/output channels. 
ing device, the STU, utilizes whole number computational techniques, 
while the second device, the central processing unit (CPU) ,  uses incre- 
mental or digital differential analyzer (DDA) computing techniques. 
Pr ime requirements of the computer central complex are  1) ultra-high 
reliability and 2) functional modularity, wherein the failure of one unit 
does not affect the operation of the other units. The f i rs t  requirement 
culminates in the triple redundancy of the computation units and the 
second requirement manifests itself in the modularity of the program 
memories and the CPU's. 
One comput- 
The STU computational unit is a general-purpose, whole-number 
type computer composed of three major sections: 
1) Read only program modules for  storage of instruc- 
tions and constants, and a modifiable memory 
module used for storage of variables 
2) Arithmetic and control modules which perform the 
arithmetic and control functions 
3) Input/output control logic which performs the gating 
and transmission of data. 
The C P U  computational units perform the arithmetic calculations 
using incremental techniques. Each CPU consists of up to 36 modules 
called general-purpose computing modules which have the capability to 
perform a computational 
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The STU. The STU is a binary, whole-number, general-purpose 
digital computer with a command list of 29 instructions. It is a single- 
address machine with both instructions and data words 20 bits in length 
including sign. 
form. 
Negative numbers a r e  represented in 2's complement 
The STU is a parallel processor with a b a s k  clock rate of 750 kHz. 
Operation times a r e  10-2/3, 12, 49 (average), and 62-2/3 psec for 
transfer, add/subtract, multiply, and divide, respectively. The STU 
has three index registers. 
The STU Memory. The STU Memory consists of a group of modules, 
each module containing 512 20-bit words. 
electrically alterable o r  permanently wired, 
incorporated into the STU. 
modules may be used. 
core memory operating in a parallel readout mode. 
memory is a core rope in which the cores a r e  wired in accordance with 
the desired contents. 
Memory modules a r e  either 
Up to 8, 192 words may be 
Any combination of modifiable and permanent 
The modifiable memory i s  a random-access 
The permanent 
Interrupt System. The STU has the capability to be interrupted 
automatically under external control. There a r e  five interrupts: power- 
on (initialization); power dropout; input of stationkeeping data; C P U  
derived interrupt; and STU malfunction. 
The CPU.  The computer central complex has three identical C P U ' s  
each containing a maximum of 36 general-purpose computing modules. 
The three C P U ' s  perform identical calculations and the results a r e  voted 
upon. Each general-purpose computing module is made up of a combina- 
tion of DDA elements and majority logic elements which perform the 
computations and the voting. 
system. 
quantities can be either H, 0, o r  -1. 
taneously during a single 24-bit time frame (32 psec) and thus the C P U  
is called a parallel DDA. 
The number system is the 2 's  complement 
For  the most part  ternary logic is utilized; that is ,  incremental 
All  elements a r e  processed simul- 
General-Purpos e Computing Module. The general-purpos e c om- 
puting module consists of a collection of building blocks which a r e  used 
1 3 3  
to construct DDA components (such as  digital integrators using either 
trapezoidal or  rectangular integration and servos) to vote, to isolate 
faults to a general-purpose computing module, and to accept inputs from 
external devices. 
The Digital Interface Unit. The digital interface unit contains the 
elements of communication between the computer central complex and the 
outside world. 
a re :  transmitter module remote and receiver module local, transmitter 
module local, and receiver module remote. All  information transferred 
between the transmitter modules and the receiver modules is transmitted 
serially. Either the STU o r  CPU may transmit data a s  needed to or  f rom 
the digital interference unit. 
The four components which take part in the communication 
4.4.4. 3.  10 Univac 1818 
General. The Univac 1818 Avionics computer is a versatile, small, 
Its versatility light weight and highly reliable general-purpose computer. 
is based on its modular design. 
can be combined with the central processor to  provide a wide range of 
configurations to meet specific requirements. 
address machine with instruction and data words 18 bits in length. 
tive numbers a r e  represented in 2 ' s  complement form. The 1818 is a 
parallel processor with a basic repertoire of 62 instructions and it has 
three index registers.  The add/subtract instructions take 4 psec, multi- 
ply/divide 22 psec. 
Various memory and input/output modules 
The 1818 is a single- 
Nega- 
Memory. The memory of the 1818 can consist entirely of DRO 
coincident-current core storage or it can be composed of various 
combinations of core memory and NDRO core-rope storage. 
computer contains a DRO core memory comprising 4096 18-bit words. 
Modular expansion may be made to 32,768 words in 4096-word incre- 
ments; parity i s  available as an option. 
The basic 
Nondestructive readout (NDRO) core-rope memory is available 
a s  an option and is implemented in 1024 18-bit word modules. 
Input/Output. Transmission of data into or  out of the 1818 is 
primarily via parallel, externally controlled channels o r  program- 
controlled channels. The input and output section provides for external 
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store-read, timing, multiplexing, and control functions to interface the 
processor and memory sections with the peripheral equipment. Parallel  
data transfer may be controlled externally or internally by the externally 
and program-controlled channels. 
controlled channels in addition to  the externally controlled channels. 
Serial input and output is available a s  an option. 
The 1818 can handle up to 16 program- 
Interrupt System. The 1818 contains the necessary circuitry to 
honor nine interrupts. 
priority interrupt will be honored first .  
in order of descending priority: 
In case of simultaneous interrupts, the highest 
The nine interrupts a r e  listed 
1) Power interrupt 
2) Fault interrupt 
3) Real-time clock interrupt 
4) Six external interrupts. 
A request by any interrupt that is locked out due to the processing 
of a higher priority interrupt will be stored until such time that it can 
be honored. 
Software. The available software for  the 1818 consists of the 
following: 
1) Assembler 
2) Emulator 
3) Utility programs 
4) Subroutine l ibrary 
5) Diagnostic maintenance programs. 
Packaging. The 1818 weighs 43.0 lb and has a volume of 89 cu ft. 
It is designed in accordance with MIL-E-5400J to meet all the require- 
ments of electrical (MIL-STD-704A), environmental, and mechanical 
(MIL-T-5422E) qualifying tests. The computer utilizes internal con- 
duction cooling with the heat transferred to integral forced-air heat 
exchangers. 
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The primary circuit elements a re  monolithic integrated circuits 
packaged in 14-lead flatpacks. 
discrete components and integrated circuit flatpacks. 
4 .4 .5  ELECTRONIC CALCULATOR/DESK-TOP COMPUTER SURVEY 
The memory circuit modules include both 
The small marine-craft user  needs either very precise o r  very fre-  
quent computations. Sec. 3 of vol. I1 describes the MINSCO technique 
which requires only a set  of simple arithmetric computations to determine 
user  position accurately when sufficient data were available from the 
satellite and other sources. Because this type of user  would use the 
NAVSTAR system no more than once per  hour, and because the necessary 
calculations require a t  the most a small  calculator, the small marine 
craft 'user can do these calculations by hand. 
4.4. 5. 1 Status of Available Equipment 
Table XXVII presents data on a number of desk-top computers and 
electronic calculators available from industry. This guide was developed 
by William I. Hillenbrand for an article appearing in Electronic Products, 
entitled "Desk- Top Computers/Electronic Calculators for Engineers. 
A s  can be noted, these equipments range in cost from less  than 
$1000 to over $10, 000. 
his needs. 
principles, and is therefore generally more reliable, quieter, and more 
rapid than equipment based on mechanical techniques. 
The user  can select the machine best suited to 
The equipment described in the table operates on electronic 
The automatic calculator includes some form of storage, enabling 
it to perform a predetermined ser ies  of operations on command. 
enables the user to enter only the variables each time, reducing the pro- 
bability of e r r o r s  due to missing a step in the computation. Examples of 
the automatic calculator a r e  given in Figure 77. 
cated user ,  the desk-top computer adds both register and program storage 
along with some de cis ion-making ability. 
This 
For  the more sophisti- 
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4.4.6 NEW COMPUTER TECHNOLOGY DESIGN CONSIDERATIONS 
4.4.6.1 General 
The new computer technology design considerations given above 
a r e  primarily concerned with the organization or  architecture of the 
computer. 
and components which will be available in the time frame of interest and 
finding optimum ways of configuring the computer to minimize production 
costs. 
They represent ways of analyzing the technologies in memory 
The NAVSTAR computer can be generally characterized by a 
modest memory size (probably 4K to 8K memory capacity), low speed, 
moderate accuracy (21 bits), minimal digital input-output interface and 
relatively nonstr ingent environmental requirements. A typical a e  r 0- 
space computer satisfying this general description might have the 
following cost breakdown: 
Memory 50 percent 
Input-output 30 percent 
Arithmetic and control 10 percent 
Power supply, clock, and 
miscellaneous 10 percent 
4.4.6.2 Methods of Reducing Memory Cost 
It is, therefore,apparent that minimizing the cost of the NAVSTAR 
computer subsystem entails making the memory cost a s  low as  possible 
even a t  the expense of other computer parts. 
conductor logic is becoming less  expensive a t  a rate  faster than mem- 
ories. 
new memory types, such as plated-wire and semiconductor memories. 
At the present time, semi- 
This trend may be reversed in a few years  with the advent of 
Two ways of reducing the memory cost a r e  to 1 )  Reduce the size 
of the memory (this reduction is accomplished by making the arith- 
metic and control section more complex and more versati le and in 
giving more  control to  the input-output section) and 2) use several  types of 
memories together to form the total memory, each type being the 
cheapest for a particular storage requirement. To apply these concepts, 
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tradeoff studies will be made on the basis of more detailed analysis of 
projected computer requirements , 
In reducing the number of bits in memory, consideration should 
be given to the percentage of memory for  instructions versus the per- 
centage of memory for  data. 
a s  in most computers, then savings will be made by tailoring the bit 
length of the word to the instruction format rather than to the data 
accuracy. To achieve the correct data accuracy, double-precision 
instructions can be used. 
the data accuracy, then these additional bits in the data word can be 
economically wasted. 
complexity and computational speed. 
If the percentage for  instructions is high, 
If the instruction word length is longer than - 
The cost of double precision is additional logic 
In single-address computers, a great deal of memory is ineffici- 
ently used if  the full-address field is specified in the instruction. 
a restricted-address field and bank registers in  the arithmetic and 
control section to augment the address may result in savings, For  
instance, in a 24-bit single-address instruction computer, 13 bits a r e  
required to address an 8K memory. 
instruction represents over half the bits in the instruction; and if  the 
memory contains 80-pe rcent instructions, nearly half the memory is 
used for addressing. An 8-bit address with a bank register would save 
a considerable number of bits in memory. The cost of banking is addi- 
tional logic complexity and also an increased number of instructions, 
since some instructions a r e  required to load or modify the bank register. 
It also costs computational speed since adding the bank register to the 
restricted address field to obtain the actual address requires time. 
Index registers might cut down the number of instructions. 
indexing makes the instruction word longer 
size. 
run in the computer. 
dual accumulators, might reduce the number of instructions required in 
the program. Again this versatility increases the number of bits 
required in the instructions so  that a tradeoff is  necessitated. 
U s i n g  
Thirteen bits out of the 24-bit 
However, 
and increases the memory 
The compromise must be based on the nature of the program to be 
A multiplicity of arithmetic registers, such a s  
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There a r e  various types of information stored in memory, each 
with unique memory requirements. 
fixed memory if sufficient versatility is incorporated in the arithmetic 
and control section. 
volatile storage. 
bration constants or position information, which must be retained when 
the computer is turned off and must therefore have a nonvolatile, 
alterable store. A magnetic, alterable memory with appropriate control 
for  power-supply shutdown satisfies all of these requirements; however, 
the magnetic memory may not be the cheapest memory. 
should be given to fixed memories, such as diode arrays,  for the program 
storage. Semiconductor scratch pad memories might be useful for 
temporary working storage. If required, small magnetic alterable 
memories might be used for data .which must be nonvolatile. 
latter case, the data rate can be quite low and unique small memories, 
such a s  magnetic shift registers,  can be considered. A multiplicity of 
memory types in a computer generally leads to an increase in the amount 
of memory electronics. Therefore, even though each memory type might 
be quite economical, a single type might lead to a minimal memory cost. 
The program can be stored in a 
Temporary working storage can be provided in 
In some systems, there a r e  data words, such as cali- 
Consideration 
In the 
When a computer is used as an  integral part of a system, part of 
the computer's ancillary hardware might be shared with the rest  of the 
system to achieve a cost savings. 
intraconnect, mechanical assembly, and chassis might be common in the 
system. 
boards or modules which plug into the rest of the system. 
For instance, power supplies, cooling, 
The computer could very well be reduced to a few circuit 
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4.5 DISPLAY SUBSYSTEM 
4.5.1 INTRODUCTION 
t 
di 
The display subsystem, which provides the man-machine interface 
between the user and his NAVSTAR equipment, fulfills the system's 
pr imary mission of enabling the user  to navigate his craft. The display 
subsystem is designed to display the information required for enhancing 
the use r ' s  decision-making processes, for understanding his craft 's  status, 
and for effective control. A number of display subsystems, designed for 
use with other navigation aids, provide the type of information needed to  
implement the system objectives. The extent to which these subsystems 
could be integrated into the NAVSTAR user system has been evaluated 
and suggestions made for either the new o r  improved display subsystems 
required to meet  the use r ' s  needs. 
4.5.1.1 User Configurations 
The display subsystem mechanizations to be recommended f o r  
NAVSTAR will  be based on the individual user ' s  specific requirements. 
The scope of this study w a s  limited to examining the needs of two classes  
of users:  1) The supersonic aircraft ,  and 2) the small marine craft. The 
selection of these configurations was  based on the different computational 
subsystems proposed with the concomitant need for  a different type of 
data input. 
computational system, the type of display subsystem recommended for 
the supersonic aircraft  will satisfy the user 's  requirements. Where a 
desk-top calculator i s  to be used, other forms of display subsystems are  
re quire d. 
Where a stored program digital computer is the recommended 
4.5.1.2 Method of Attack 
The design of the display subsystem was constrained by two factors: 
the specific objectives to be served by the NAVSTAR system, and the data 
processing capability the user possesses. 
NAVSTAR is to provide accurate navigation data to the user. The ulti- 
mate  goal is to provide such information as present position, course, 
altitude, and velocity. The method to be implemented to achieve this 
The primary objective of 
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goal would differ somewhat f rom user to user. 
ments of the supersonic transport a i rcraf t  and 
In this study, the require- 
the small marine user were 
selected to  demonstrate two extremely different approaches. 
For the SST user,  a survey was made of existing navigation displays 
to  evaluate their suitability for use with NAVSTAR. 
vey was made f rom the viewpoint of the user relative to the priorities of 
data to be  displayed under various circumstances. 
A limited pilot sur -  
The requirements of the small marine user needing a low-cost 
system and having a low computational capability were analyzed, and an  
attempt was made to  provide rough guidelines. 
4 . 5 . 2  SUMMARY 
Consideration of current display practices on high- speed aircraft 
indicates that the most useful data for navigation purposes, in order of 
priority, a r e  a s  follows: 
1) Use r ' s  position 
2)  
3 )  
4) Estimated time of arrival.  
Range and bearing of destination (course) 
Time to go to destination 
Most pilots indicated a need for more accurate traffic control and sea- 
rescue data. In particular, they cited the need for an alarm method which 
would warn them of impending collisions or hazardous weather along their 
flight path. 
The design requirements for navigation displays were analyzed. 
Included in  this analysis were controls, display items, data-entry key- 
boards, and human factors. In general, several  constraints on the display 
design were encountered: 
1 ) Legibility and comprehensibility 
2)  Limitations on the amount of data to  be displayed 
at any one time 
The need for small size, low weight, and low-power 
r equi r em ent s 
3 )  
4)  Cost- effectiveness. 144 
The survey of existing displays pointed up the accepted practice of 
displaying only two quantities a t  a time, such a s  latitudellongitude; 
velocitylheading; or  time to go/estimated t ime of arrival.  
which may be displayed include altitude, distance from nearest  fix points, 
a l a rm warnings, traffic control information, position update data, weather 
a le r t s ,  and pertinent data f rom ground stations. 
Other data 
The proliferation of displays in today's a i rcraf t  poses a major  
problem to flight Safety. 
displays, more  positive traffic control, sea-rescue displays, and the 
development of lower-cost displays through the new technology. 
Further study is recommended i n  integrated 
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Two radically different display subsystems a r e  required f o r  the 
NAVSTAR users  a t  both ends of the user spectrum. 
have a navigation computer which may handle navigation with one o r  more  
systems (NAVSTAR, LORAN, etc. ) Generally available with the com- 
puter i s  a control and display unit that can serve quite adequately f o r  any 
or all systems. 
navigation by satellite is  added to  the older systems a s  an alternate 
method. 
The SST user wil l  
Therefore, no special display unit need be purchased if  
At the other extreme is the marine craft  with severe equipment and 
cost limitations. 
of user ;  a slide rule o r  desk-top calculator for NAVSTAR computations 
may be all that is available to this user ,  
be tied into the receiver/preprocessor and will  show basic quantities 
received (constants and variables associated with simplified calculations). 
A low-cost system will  have to be designed for this type 
The display unit will, therefore, 
As technology progresses,  it is envisioned that cathode-ray tube 
(CRT) displays o r  their solid-state equivalent will  displace the separate 
indicators presently in  use. Much more  versatility will result, allowing 
a f u l l  set of alphanumeric characters and symbols to be displayed quickly 
and legibly. More quantities can be shown simultaneously upon request. 
In addition, analog-type displays are possible whichwill be very helpful in  
traffic control situations and rescue operations. 
with memory capabilities are now available to eliminate the old CRT 
problem of low brightness and flicker. 
Bright-tube displays 
14.5 
4.5.3 DESIGN CONSIDERATIONS 
The most  general objective of a display subsystem is to improve the 
decision-making faculty of the man in the system. 
-data to  be displayed must be presented in a legible and easily comprehen- 
F o r  this reason, the 
sible form. 
money, as well as the psychological limitations of the use r ' s  perception, 
tradeoffs must be made on the basis of the amount of information which 
should o r  could be displayed simultaneously and the method selected f o r  
controlling the quantities to be displayed. 
Because of the constraints imposed by size, weight, and 
In addition to the purely output function of displaying the results of 
system data processing, the total display subsystem must a l so  provide 
the facility for data entry. Items such as course changes, wind velocities, 
etc. , should be provided by the pilot to the system. Therefore, the design 
process must be concerned with output, input, and system control. 
tem control includes display selection and computer control. 
Sys- 
A number of factors,  generally referred to  as human factors con- 
siderations, must  be specified for a display subsystem. 
alphanumeric or  symbolic, must be easily readable within the ambient 
light conditions of a craft cockpit o r  control area. All knobs and push- 
buttons should be easy to operate, conveniently located, and clearly 
marked. 
attention -getting type. 
The output, 
Warning indicators should be  clearly distinguishable and of the 
F r o m  a hardware point of view, the display subsystem should be 
reliable and should utilize the most efficient components available. 
is an important cri terion in  the development of design specifications, 
particularly in the case of the small marine-craft user.  
Cost 
4.5.3.1 User Survey 
The first step in the design of the NAVSTAR display subsystem was 
Several experi- to perform a survey of operator needs and preferences. 
enced navigators and pilots were interviewed, including representatives 
f rom the following organizations: 
TAC, SAC, U.S. Coast Guard, and TRW Systems. 
United Airlines, Flying Tiger Lines, 
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Table XXVIII gives the ranking of information fo r  the various types of 
craft. 
rescue operation information, the primary emphasis of the study was on 
navigation information. For navigation, the most important information 
was present position, followed by range and bearing to destination, time 
to go, and estimated time of arrival. For  traffic control, the need for 
an  a l a rm condition to warn of impending collision or hazardous weather 
conditions was  most important; and for sea-rescue operations, a dis t ress  
condition a le r t  w a s  most important. 
While data a r e  provided on the need for traffic control and sea- 
TABLE XXVIII 
SUMMARY OF SURVEY ON USER'S DATA 
DISPLAY REQUIREMENTS 
Data to be Displayed 
1. Navigation Data 
User' s position - latitude and 
User ' s  destination - latitude and 
Estimated time of arrival 
Time of day 
Estimated time to reach 
destination 
Range and bearing of destination 
from user 
Time a t  which current fix was 
obtained 
2. Traffic Control Data 
1 ong itud e 
longitude 
ALARM condition (approaching 
collision, hazardous weather 
pattern, etc. ) 
Steady o r  flashing warning signal 
Description of a la rm condition 
Recommended corrective action 
(new course data, heading 
altitude) 
nearest neighbor ( 9 )  
Range, bearing, and altitude of 
3. Sea-Rescue Operations 
Distress condition aler t  
Description of distress condition 
New navigation data 
Range bearing to rescue area 
Estimated time to make contact 
and ETA 
Alternate destinations (with modi- 
fied flight plan data, ETA'S, etc 
* 
Ranking in order of importance 
ank -
l *  
7 
4 
6 
3 
2 
5 - 
1 
5 
3 
2 
4 
- 
1 
3 
2 
5 
4 
- 
2 omme rcia 
Air craft 
(SST, 707,  
747, etc.)  
1 
4 
3 
2 
5 
1 
5 
3 
4 
2 
General 
Aviation 
Private and 
Business) 
1 
7 
3 
6 
4 
2 
5 
Military 
TAC Fighter- 
Bomber 
1 
4 
2 
' 3  
5 
1 
2 
3 
4 
1 
3 
2 
5 .  
4 
;AC 
1 
6 
5 
4 
3 
2 - 
1 
2 
3 
1 
4 
2 
3 
- 
Ocean 
ressels 
Coast 
Guard 
iewpoint) 
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4. 5. 3 .  1. 1 Aircraft U s e r  Requirements (Configuration A - Automatic, 
Self - C ont ain ed) 
While developing the display subsystem design for the aircraft user ,  
it became apparent that the displays currently used with other navigation 
aids (such a s  inertial navigation systems) could be used with little or no 
modification for the NAVSTAR display subsystem. This study was not 
concerned with an in-depth investigation of programs leading t o  the de- 
velopment of integrated display systems, but considered the problem from 
the "Separate Subsystemtt concept. 
of off -the- shelf navigation display subsystems available in industry. 
Par. 4.5. 3. 2 describes the survey 
4. 5. 3 .  1. 2 General Aviation Requirements (Configuration B - 
Aut oma ti c G r ound -Aid e d C omput ati on) 
# 
The cost of available navigation display systems is prohibitive for 
the general aviation user ;  hence, a separate study was made of his re- 
quirements for display. Figure 78 is  a block diagram of a potentially 
low-cost display, which could be developed for the low-cost user who 
does not possess a stored-program digital computer as par t  of his 
NAVSTAR system but instead uses a cooperative ground station for re -  
quired computations. 
DISPLAY DRIVERS 
ELECTRON ICs SHIFT REGISTER 
FROM COMPUTER 
I I 1 DISPLAY UNIT I REQUEST CODE 1 SELECTION SWITCH TO COMPUTER AND SELECT ENCODER 
Figure 78. Low-Cost Display, Block Diagram 
Figure 79 shows the simplified panel and control unit. Only one 
quantity would be stored in the display system in a low-cost flip-flop 
register. A request code would be sent to the computer denoting the 
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quantity to be displayed. 
the new data into the register for display. 
mented for the target cost of $250.00 in  quantity production in the 1975 era. 
At this time, the computer would serially shift 
This system could be imple- 
Figure 79. Panel - Low-Cost Display 
4. 5. 3. 1. 3 Small Marine Craft Requirements (Configuration C - 
Manual Computation) 
At the other end of the spectrum, the small marine-craft user  does 
The MINSCO equations (see sec. 3 ,  vol. 11) not need an elaborate display. 
provide a set  of simple calculations that can be performed on a desk 
calculator. In this case, however, certain data must be received and 
stored in the display unit to be used in the calculations. 
be selected by the simple push of a button. 
The data could 
The system shown in  Figure 80 is somewhat more  complex than 
that proposed for the general aviation user ,  since about 20 values must 
be received and stored for pushbutton retrieval. 
low-cost sonic delay line. 
panel selection of a quantity {see Figure 81). 
up the address code which in  turn gates the desired information to  the 
display. 
p rep r oc e s s or  equipment . 
The storage could be a 
The operation of the display is based on a 
The selection switch sets  
Entry of new data would be under control of the receiver/  
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b FLIP-FLOP SHIFT REGISTER 
4 4 I I 
DATA INPUT 
FROM PREPROCESSOR 
SONIC DELAY LINE 
SHIFT CONTROL 
FROM PREPROCESSOR 
AND ELECTRONICS 
SELECT 10 N SWITCH 
AND ADDRESS DISPLAY UNIT 
Figure 80. Small Marine-Craft Display, Block Diagram 
Figure 81. Small Marine-Craft Display, Panel 
'5 
4. 5. 3. 2 Survey of Navigation Displays 
A number of manufacturers of navigation equipment were surveyed 
for this study. 
submitted in answer to the request for information. 
ing were Litton, AC Electronics, General Precision, and Nortronics. 
The following paragraphs describe the display subsystems 
The companies reply- 
4. 5. 3. 2. 1 Litton LTN-51 Control and Display Unit (CDU) 
Figure 82 shows a block diagram of this system. Switches on the 
front panel conbrol the selection of data to be displayed. 
come from either the associated computer or the panel-mounted keyboard. 
The displays a r e  formed of segmented illuminated bars  (7 bars  per  num- 
ber) with illumination provided by 5-v long-life incandescent lamps. The 
high-brightness characters a r e  0. 32 in. high and 0 .19  in. wide. Bright- 
These data may 
ness may be varied with a 12-position switch, and each unit may be re -  
placed from the front for easy maintenance. 
LONGITUDE 
INPUT-OUTPU 
LAMINATE LAMP DRIVER LAMINATE 
LAMINATE 
LATITUDE 
AND TRACK 
AND LAW 
LAMINATE 
Figure 82. Litton LTN-51 Control/Display Block Diagram 
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The LTN-51 has its own power supply, requiring 28  vdc. The 
digital electronics a r e  contained on several  boards, which a r e  generally 
plug-in. 
for the data-entry keyboard. 
A description of the panel is given in Tables XXIX and XXX, and a photo- 
graph of the LTN-51 is shown as Figure 84. 
There a re  15 pushbuttons: four for mode selection and the r e s t  
The panel layout is shown in Figure 83. 
C 
1 
/ MODE SELECTOR PANEL 
A 
1 2 3 4 5  6. 7 8 9 IO I 1  
L 
M 
N 
KJ CONTROL/DISPLAY PANEL 
Figure 83. Litton LTN-51, Panel Layout 
*i 
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TABLE XXX 
LITTON LTN-51 PANEL ITEMS 
Callout 
(Figure 81) 
A 
B 
C 
D 
E 
F 
G 
H 
I 
J 
K 
L 
M 
N 
0 
Item 
Mode selector switch 
Self test access panel 
Mode selector annunciator lamps 
Right numerical display 
FROM -T 0 waypoint display 
Manual track selection pushbutton 
Manual track change pushbutton 
Waypoint display thumbwheel 
Data  insert pushbutton 
Display selector switch 
Display dim switch 
Left numerical display 
Contr 01 display annunciator lamps 
Position display hold pushbutton 
Data entry keyboard 
Figure 84. Litton LTN-51 Control and Display Unit 
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The LTN-51 system is currently in production for use on aircraf t  
such as the 707 and DC8. 
units have been supplied as follows: 
Budgetary prices on the control and display 
Quantity Price Per Unit ($1 
100 12,800 
500 8,600 
1000 
1500 
7,700 
6,600 
5000 5,000 
4. 5. 3 .2 .2  AC Electronics Control and Display Unit for 
Magic 31 1 Computer 
This unit is similar to the Litton unit and would serve the same 
purpose in a navigation system ( s e e  Figure 85). 
Boeing 747. 
numerical displays the data- entry keyboard, and other buttons and controls 
are  basically the same as in the Litton LTN-51. 
It was made to f i t  into a 
The segmented Weight is 5-1/2 lb and volume is 140 cu in. 
Prices (budgetary estimate) for the AC Electronics CDU are  as 
follows: 
Quantity P r i ce  P e r  Unit ($) 
100 6,000 
1,000 5,000 
11,000 4,000 
3 
I 
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Figure 85. AC Electronics Control and Display 
Unit for Magic 3 11 
4.5.3.2.3 General Precision and Nortronics 
More elaborate avionic displays a r e  available f rom the Kearfott 
Products Division of General Precision and f rom Nortronics. 
of these units are  shown in Figures 86, 87, and 88. 
what more  elaborate than is necessary for the present application, no 
further description will be given. 
enough to the Litton and AC units to be considered a n  alternate t o  them. 
The cost of the Nortronics unit is f rom $7,000 in lots of 1500 to $1 1, 600 
in lots of 10 (budgetary estimate). 
Kearfott units. 
Photographs 
Since they are  some- 
One of the Kearfott units is close 
Prices were not obtained for the 
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Figure 86. Kearfott Display Unit 
Figure 87. Kearfott Control Unit 
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Figure 88. Nortronics Control and Display Unit 
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PRECEDING FAGE BLANK NOT FILPvED. 
APPENDIX A 
NEW TECHNOLOGY 
New technology and innovations developed under this contract are 
discussed in the appendix to vol. I. 
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RANGING MODULATION STUDIES FOR USER POSITION 
LOCATION USING A NAVIGATION SATELLITE SYSTEM 
1. INTRODUCTION 
..- > I  
'" i 
1 
f 
..I 
The choice of a ranging subsystem design for the navigation 
satellite system will depend on several factors and design parameters 
of particular importance to the navigation satellite program. 
tant factors that a r e  to be considered in this choice are:  
The impor- 
0 
0 Ranging Power Efficiency 
0 Satellite Equipment Complexity 
0 Multipath E r r o r  Sensitivity 
0 Efficiency for Data Transmission 
User Receiver Complexity and Cost 
The first factor is perhaps the most important since a low cost receiver 
will expand the user  spectrum and results in a more useful and economical 
navigation system. 
the ranging function should be a minimum in order to keep the satellite 
transmitted power to a minimum and to permit signal reception with an 
omni-directional antenna. 
minimized to increase overall reliability of the satellite network but sim- 
plification of the satellite equipment should not be made at the expense of 
complicating the user  receiver. A t  low elevation angles multipath signal 
reception from reflected rays can cause excessive e r r o r s  in range measure- 
ment. 
multipath reception should be considered. 
oscillator drift,  etc.,  is transmitted by the satellite to the user.  Combining 
the data transmission with the ranging signal on one R F  ca r r i e r  is pre- 
ferred over separate car r ie rs  in order to minimize satellite and user  
equipment. Therefore, the ranging signal design should be compatible 
with the efficient transmission of data on the same carr ier .  
The signal power required at  the receiver to perform 
Satellite equipment complexity should also be 
I 
Design of the ranging signal to minimize the e r r o r  sensitivity to 
Data on satellite ephemeris, 
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The important design parameters for the ranging subsystem are 
.I *r 
lis ted below : 
Range Difference Accuracy 
Range Difference Ambiguity 
Receiver Acquisition Time 5 2 sec 
R F  Carr ie r  Frequency 
50 f t  rms random 
50 f t  rms bias 
2000 nmi (*lo00 nmi) 
L-band (1540 to 1660 MHz) 
The actual maximum range difference possible between pairs  of satellites 
for the selected satellite orbits is *O. 92 times an earth radius o r  a total 
of 6300 nmi. However, an ambiguity of 2000 nmi (*lo00 nmi) is felt 
to be adequate for resolving user  position and the reduced ambiguity helps 
to simplify the range signal design enough to warrant its use. 
acquisition time should be as small as possible in order to maximize the 
The receiver 
number of user  position fixes per  minute. 
be the maximum desirable. 
a fix every 16 seconds is possible. 
mum of two seconds by using frequency multiplexed satellites o r  to some 
intermediate value by a combination of time and frequency division multi- 
plexing. 
cussed elsewhere 
this band has already been designated for  radionavigation use. 
Using the preceding design parameters as ground rules, several  
A two second value is felt to 
W i t h  eight time division multiplexed satellites 
The fix time can be reduced to a mini- 
The use of the 1540 to 1660 MHz frequency band has been dis- 
and will not be covered here  except to mention that 
ranging systems were designed and compared against the factors listed 
at  the beginning of this report. 
gated can be broken down into two main categories and a r e  listed below. 
Data transmission on the same ca r r i e r  as  the ranging signal was also 
investigated and is discussed in a separate section. 
The ranging techniques that were investi- 
CW systems: 1 )  Fixed Tones 
2) Swept Tone 
3) Digital Code 
2) Pulse Compression 
Pulse systems: 1)  Pulse 
96 
In the NAVSTAR, system a user makes range measurements which in reality 
a re  pseudo ranges since the user  clock is not synchronized with the satellite 
clocks. However, true range differences 
obtained by differencing the pseudo range 
satellites. 
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between pairs of satellites a r e  
measurements from the two 
' 4  
1 
t 
3 
2. SUMMARY 
. ,J 
A summary of the key parameters for  the ranging system studied 
in this report a re  shown in Table 1. 
were computed for  total acquisition times of two seconds o r  less.  The 
two seconds represents a desirable upper limit for the Navsat system. 
Fas te r  acquisition times a re  obtainable with increased values of received 
signal power as shown by the plots"' in Figures 3 through 6.  
acquisition times shown in the table a re  the sum of the car r ie r  acquisition 
(CW sys tems only), range acquisition, and data acquisition times. Data 
is time division multiplexed with the ranging as this is shown to result in 
faster total acquisition than frequency multiplexing of the range and data. 
The required received signal powers 
.I 
The total 
Of all the CW systems, the BINOR code is seen to be superior to 
the others. 
BINOR code is  used, the acquisition times a re  a minimum. 
to the superiority of the BINOR code in regards to required signal power 
and acquisition time, the receiver and range acquisition circuitry for the 
code is felt to be the simplest to implement of all the CW systems. This 
feeling is  based on the assumption that the code digital techniques a re  
easier  to design and  more reliable than the analog filtering techniques 
necessary with the tone systems. 
ware necessary fo r  acquisition of the BINOR code is much less than is 
necessary with the much more complex acquisition of the P R N  code. The 
segmented transmission of the BINOR code though resulting in more rapid 
acquisition has the disadvantage of creating difficult synchronization prob- 
lems in the receiver and is not recommended at  present. 
on the segmented transmission technique is necessary to find possible 
solutions to this problem. The satellite equipment design and complexity 
should also be a minimum with the BINOR code, again since digital tech- 
niques a re  used to generate the code compared to analog techniques for 
the tone systems and also since the transmitter power is a minimum. 
In particular, when the segmented method of transmitting the 
In addition 
In addition, the amount of digital hard- 
Further work 
*Plots a re  shown as a function of the ratio of received signal power-to-noise 
spectral density rather than the received signal power only as portrayed in 
Table 1. 
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In particular with the swept tone system, each satellite must provide the 
same number of cycles during a sweep and hence control circuits must be 
designed to provide this function. 
The pulse compression system is seen to result in the fastest acqui- 
sition time of all. 
system. 
of large peak powers for the satellite transmitter (20 kw) and the cost 
and size of the 100 to 1 pulse compression filter required in the receiver. 
The above factors plus cost studies on the pulse and C W  receivers remain 
to  be completed before the final choice of a ranging system can be made 
with confidence. 
reception at L-band and the magnitude of range measurement e r r o r s  
caused by multipath for each of the systems studied in this report. 
This is  the primary attraction of the pulse compression 
The unknowns in the system are  the practicality and reliability 
In addition, further studies need to be done on multipath 
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3. RANGING SIGNAL DESIGN 
3 . 1  CW TECHNIQUES 
There are  primarily in use today three types of CW ranging systems- 
fixed tones, swept tone, and digital code. 
have been designed to meet the NAVSTAR requirements given in Section 1. 
three of these systems have one common feature. 
ment (or the measurement accuracy) is obtained from measuring the phase 
of a sinusoidal or square-wave signal. The accuracy increases as the fre- 
quency o r  bandwidth of the signal increases. 
is the way in which the range ambiguity in the period is resolved. 
following sections the three system designs are discussed in detail andcom - 
pared w i t h  each other. 
satellite to the user is shown in Table 2 and establishes the available signal 
power at the receiver for  the ranging function. The power budget assumes 
a 50 w a t t  satellite transmitter, an ear th  coverage satellite antenna, and an 
upper hemispherical coverage antenna for the user.  In order  to keep the 
satellite transmitter power to a minimum, the ranging system should p e r -  
form to  requirements with a minimum level signal at the receiver. 
be desirable if both the ranging and data transmission requirements could 
be met with the 50 watt transmitter. 
Examples of these three systems 
All 
The fine range measure- 
. 
The difference in these systems 
In the 
A power budget for the L-band R F  link from the 
It would 
TABLE 2. 
NAVSAT R F  LINK POWER BUDGET ‘ 1  
FC = 1600 MHZ 
Pa ram et e r 
Satellite Transmitter Power (50 watts) 
Circuit Losses 
Satellite Antenna Gain (earth coverage) 
Space Loss (22,000 n mi) 
U s e r  Antenna Gain 
Polarization Losses 
Circuit Los s 
Net Transmission Loss 
Received Carr ier  Power (C) 
Receiver Noise Spectral Density (@)(N. F. = 5.0 db) 
Received C/@ 
168 
Value 
+47.0 dbm 
1.0 db 
16.0 db 
188.1 db 
0.0 db 
0.3 db 
1.4 db 
175.3 db 
-128.3 db 
-170.0 dbm/Hz 
41.7 db-Hz 
I 
1 
:,i 
i 
L3 
Phase modulation of the R F  ca r r i e r  by the ranging signal is the best 
modulation technique to use. 
coherent demodulation of the ranging to obtain maximum power efficiency 
fo r  the R F  link. Noncoherent techniques which do not require acquisition 
of a ca r r i e r  a r e  prohibitive in their power requirements and have therefore 
been ruled out for the Navsat application. The drawback to coherent detec- 
tion is the necessity for acquisition of the R F  carr ier .  
receiver acquisition time must  be as small  as possible, rapid acquisition 
of the ca r r i e r  is important. 
niques, the satellite will initially transmit an unrnodulated car r ie r .  This 
places all available transmitter power in the ca r r i e r  and consequently 
acquisition can be accomplished more rapidly. 
of false lock on a modulation sideband component is eliminated. 
A phase lock receiver can then be used for 
Since the overall 
Therefore, with any of the three CW tech- 
In addition the possibility 
3. 1.  1 Carr ie r  Acquisition and Tracking 
When the receiver is unlocked, a ca r r i e r  search is conducted wherein 
The sweep rate the loop VCO is swept over a frequency uncertainty range. 
for a high probability of acquisition (better than 90 percent in one sweep) 
and a reasonably high loop SNR (6.0 db) is given by the following relationship 
.f = K B ~ ~  
where 
f = sweep rate (Hzhec )  
BL = one-sided loop noise bandwidth (Hz) 
K = constant 
The value of K found in the literature varies between 0. 2 and 0.4. 
by Viterbi 
the purposes here,  the conservative value of 0.2 will be used. 
maximum acquisition time is the time to complete one sweep of the VCO, 
i t  is given by 
Analysis 
F o r  2 of noise f ree  acquisition indicates a value for K of 0.28. 
Since the 
1 
3 
where Af = sweep range o r  total frequency uncertainty. 
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The total frequency uncertainty is the sum of the maximum ca r r i e r  
doppler shift and the VCO and transmitter center frequency uncertainties. 
Since the satellite requires an ultra stable clock source, the transmitter 
frequency can be derived f rom this source so that the transmitter fre- 
quency uncertainty is negligible (less than f l  Hz) and does not contribute 
to the total frequency uncertainty. 
for a stability of + O . O O O l  percent. 
between the satellite and the receiver the total frequency uncertainty will 
be 12. 8 kHz (zk6.4 kHz about 1600 MHz R F  carr ier) .  
high performance supersonic aircraft  since the maximum doppler velocity 
due to the satellite motion is only about 400 ft  per second. 
The receiver loop VCO can be designed 
F o r  a doppler velocity of 3000 f t / sec  
rl. -4. 
This allows for a 
3 
t 
The loop bandwith should be as wide as  possible in order to decrease 
the acquisition time. 
the ca r r i e r  component as  a 6. 0 db o r  better SNR must be maintained in 
the loop. 
However, the bandwidth is limited by the power in 
Therefore the loop noise bandwidth is given by 
= 6 . 0  db 
o r  
whe re  
- received ca r  C 
@ 
- -  i e r  power-to-nois spectral density ratio 
A s  the initial transmission from a satellite is the unmodulated ca r r i e r ,  
all of the received power is in the ca r r i e r  component and C / @  is given 
by the power budget of Table 2. 
for  the frequency uncertainty and the value for the loop bandwidth given 
Substituting into Equation (B-2) the value 
* 
completed indicates a more realistic loop stability is *O. 001 percent which 
results in a total frequency uncertainty of 40 kHz. 
acquisition time will increase for a given power but the basic conclusions 
of this report a re  still valid. 
Investigation of the receiver design after the work in this report was 
Hence, the ca r r i e r  
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by Equation ( B - 3 ) ,  an  expression for the maximum acquisition t ime as a 
function of C/@ is obtained. 
where 
T = maximum acquisition time in seconds 
for one full sweep of the receiver VCO 
Plots of Equations (B-3)  and (B-4)  a r e  shown in Figure 1. 
The satellite will transmit the unmodulated ca r r i e r  for T seconds 
to allow time f o r  ca r r i e r  acquisition on one sweep. 
to lock during the T seconds the satellite transmission is missed and the 
receiver must wait f o r  the next broadcast. The probability of acquisition 
during the T second interval will be better than 90 percent. To increase 
the acquisition probability the sweep rate can be decreased with a corn- 
sequent proportional increase in the acquisition time. After T seconds 
the ranging signal modulation appears on the car r ie r .  Since the power in 
the car r ie r  component will drop after modulation the loop bandwidth must 
be made smaller to maintain a good SNR in the loop. In addition, the loop 
bandwidth must be small enough so as  not to track out any ranging modula- 
tion sideband components near the ca r r i e r  component. 
desired is 2000 n mi. 
the lowest frequency component in the signal may be 81 Hz and i f  this is 
true the phase lock loop bandwidth after acquisition should be less  thim 
this value, After ca r r i e r  acquisition the receiver will be designed to 
automatically switch the loop bandwidth from the wideband acquisition 
mode to a narrowband tracking mode. 
of 50 Hz (two-sided) will be adequate. 
possible 81 Hz sideband component to prevent its tracking and still large 
enough to allow an aircraft  to undergo a high acceleration maneuver without 
losing ca r r i e r  lock. 
If the receiver fails 
The range ambiguity 
Therefore, the periodicity of the ranging signal o r  
A narrowband loop noise bandwidth 
This value is sufficiently below any 
The maximum acceleration possible without losing lock using the 
50 Hz bandwidth is six g’s and is derived as follows. The loop tracking 
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e r r o r  with a frequency ramp input (due to a doppler rate or  constant 
acceleration) is given by the well-known relationship. 
- 0 i - - = 7. 03 
e a  2 w n 
(B- 5) 
where 
E a = loop phase e r r o r  (radians) 
6 = frequency rate due to acceleration ( rad /sec  ) 2 
w = loop natural frequency (rad/ s e d  n 
2BL = 1 .  06 wn (for 2nd order  loop with l / G d a m p i n g )  
The frequency rate is related to the acceleration by the doppler expression 
.. .. * r  r f = - - f  = 5 1 . 5 -  
c c  g 
where 
L 'r' = acceleration (ft /sec ) 
f c  = ca r r i e r  frequency (1600 MHz) 
9 c = velocity of light (10 ft /sec) 
g = 32.2 ft /sec2 
With 2BL equal to 50 Hz, Equation (B-5) becomes 
.. r 
E = 0. 145- 
a g (B-7) 
To insure loop lock, the following relationship for the loop phase e r r o r s  
must  hold 
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where 
= total loop phase e r r o r  
= phase e r r o r  due to acceleration 
= rms phase j i t ter  due to thermal noise in loop 
' T  
E 
u 
a 
n 
p = peak factor for  the thermal noise j i t ter  
The rms ji t ter  On is given by the loop SNR. In the narrowband 
tracking mode the loop SNR should be increased from the 6. 0 db value 
during acquisition so that the noise j i t ter  on the ca r r i e r  reference will 
not cause significant degradation of the demodulated ranging signal. A 
loop SNR of 10 db is felt to be adequate for this purpose and therefore 
the modulation index of the ranging signal will be so specified as to leave 
adequate power in the ca r r i e r  component for a 10 db o r  better loop SNR. 
The j i t ter  an will then be equal to 
1 - 1 u =  J m - - m  
loop 
(B-9) 
Using a value of three for p which for a gaussian distribution on the 
phase j i t ter  results in a 0.  997 probability of the loop remaining in lock, 
Equation (B-8) can now be expressed as 
(B-10) 
Therefore, the acceleration F can be more than 6 g ' s  before the loop 
will break lock. 
With the R F  car r ie r  acquired and being tracked by the phase lock 
loop, the demodulated ranging signal will appear a t  the output of the 
receiver wideband phase detector. 
occur in the range acquisition and readout equipment following the receiver. 
This is discussed in the following sections for the three different CW 
ranging techniques being considered in this report. 
Acquisition of the range must  now 
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3 . 1  2 Fixed Tones 
In a fixed tones system, the ranging signal consists of a group of 
coherent tones each of which modulates the R F  carr ier .  By  a ser ies  of 
phase measurements starting with the lowest frequency tone and ending 
with the highest frequency tone, the accuracy of the range measurement 
is stepwise increased to that of the highest tone while the ambiguity reso- 
lution is equal to the period of the lowest tone. 
The accuracy of the range measurement is determined by the magni- 
tude of the top tone frequency and the SNR of that tone. 
noise (in radians) on the tone is equal to 
The rms  phase 
1 r =  " m  
where 
(S/N)t = SNR of tone at tone filter output 
and the corresponding rms  range measurement e r ro r  is 
.R=c(&) 
(B- 11) 
(B- 12) 
where 
- 
=R - 
ft  = 
c =  
rms  range e r ro r  in feet 
tone frequency 
velocity of light 
These two equations can be used to establish the top tone frequency and 
the tone SNR. The top tone should be as low in frequency as possible to 
keep the bandwidth and the total number of tones to a minimum but must 
be large enough to meet the range accuracy requirement. 
limit on measuring the phase of a tone in a simple receiver is about 
1/100 of a cycle. 
A practical 
The range accuracy requirement previously specified 
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is 50 feet r m s  random e r r o r  in range - difference. Since a range difference 
is made up of two independent range measurements the e r r o r  in each 
range measurement must be 50/ fi or  35 feet rms. 
Equation (B-12) the top tone frequency must be at least  290 kHz. 
a frequency of 320 kHz has been picked which should provide a slightly 
better accuracy than 50 feet. 
SNR is 21 db. 
Therefore, f rom 
Actually 
F rom Equation (B- 11) , the required top tone 
The next question is the choice of the frequency ratio to be used for  
the lower ambiguity resolving tones. 
of the next highest tone which is equal to one cycle of that tone. Assuming 
that the total rms phase e r r o r s  a re  equal and independent for each tone, 
the tone ratio must have the following relationship. 
Each tone must resolve the ambiguity 
where 
r = ratio of a tone to the next lower tone 
F = confidence factor for resolving ambiguity, 
T expressed as a multiple of the r m s  value u 
The rms e r r o r  u is equal to T 
"T - y- n 
(B- 13) 
(B-14) '
where 
= r m s  phase bias e r r o r  due to bias e r r o r  
sources in the receiver and tone filters "b 
Assuming for present purposes that the bias e r r o r  is zero and substituting 
Equation (B- 1 I) into (B- 13) ,  the tone SNR's for ambiguity resolution must be 
(B- 15) 
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The number of tones is  given by 
n- 1 %Ifl  = r 
where 
= highest tone for range fh 
(B- 16) 
accuracy 
f l  = lowest tone for range ambiguity 
n = number of tones 
The lowest tone must be 81 Hz or less  to achieve the 2000 n m i  ambiguity 
resolution. 
magnitude of r 
mum choice for r and n can be calculated based on the minimum total 
signal power necessary to achieve the ambiguity resolution. 
choice for  the ratio r turns out to be approximately two. 
tone ratio of two requires 13 tones which results in more complex receiver 
and range extraction equipment. 
Having previously established the top tone at 320 kHz the 
n- 1 is equal to 3960. Using Equations (B- 15) and (B- 16) an  opti- 
The optimum 
4 However, a 
* 
The simplest receiver would require the smallest number of tones 
and consequently the largest possible ratio r. 
limited by bias e r ro r  sources which limit the accuracy of the phase 
measurement. Experience indicates that the ratio r should not exceed 
eight for reliable ambiguity resolution. 
tones plus the top tone of 320 kHz and a value for r of 4096. To reduce 
the number of ambiguity tones to three, the tone ratio would have to be 16. 
With a ratio this high the receiver may have difficulty resolving ambiguity 
with high probability unless the receiver and tone filters a re  carefully 
aligned to reduce bias e r r o r  sources. 
system wi l l  be designed with the five tone frequencies shown in Table 3. 
The magnitude of r is 
This value results in four ambiguity 
n- 1 
Therefore, the fixed tones ranging 
* 
ranging system with tone ratios equal to two and is covered later on in 
this report under the digital code discussion. 
A ranging system has been devised which is equivalent to a fixed tones 
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TABLE 3 
FIXED TONES PARAMETERS 
(") 
Ambiguity Tones ( :: ) Accuracy Tone 
Tone SNR 21 db 21 db 
Random E r r o r  (rn) 0.0628 rad  0.0628 rad (0.01 cycles) 
Bias E r r o r  (rb) 0.084 rad  0.0628 rad 
Total E r r o r s  (r ) 0.105 rad 0.089 rad T 
Accuracy 31 ft random (***I 
(9:: *) 
31 ft bias 
.I> '1' 
Toqe Frequencies: 40 kHz, 5 kHz, 625 Hz, 78.125 Hz. 
-1. .I, -r *P 
320 kHz. 
.I. .I* .I. .,.< ,..,. 
For a range difference measurement the random e r r o r  is fi larger  
o r  44 feet and the bias e r r o r  is also f i  larger  provided the bias e r r o r s  
are independent for each range measurement. 
A l sc  shown are the required tone SNR's and the acceptable total rms bias 
e r r o r s  to resolve each range ambiguity with 99.9 percent confidence. 
This requires F to be 3.7 assuming that the random and bias e r r o r s  have 
gauss ian distribution. 
An alternative to transmitting the five tones as shown is to translate 
the four lower tones about the top tone and transmit a group of tones in the 
vicinity of the top tone. For  example, the following group of tones may be 
trans mitt ed : 
' 178 
Translation Frequency (kHz) 
None 320.0 
320-5 315.0 
320-40 280.0 
320-40 t 5  t0.625 285.625 
320-40 -5 -0.078125 274.92 1875 
The advantage of transmitting the tones in this manner is that the range 
signal occupies only a small region of the receiver bandwidth easing the 
phase and amplitude design requirements in the receiver and the tone 
filters. 
ing in the lowest cost receiver. 
The best method for transmitting the tones will be the one result- 
* 
The acquisition time for the range 
at the receiver necessary to provide the 
measurement and the signal power 
accuracy and ambiguity resolution 
is computed as follows. 
used in the tone filters to obtain the required 21 db tone SNR's. 
passive bandpass fi l ters of low order the settling time of the tone phase 
at the filter output is approximately 
The acquisition time is dependent on the bandwidth 
For 
(B- 17) 1 T =  - B 
where 
B = 3 db filter bandwidth 
For  phase lock loop tracking fi l ters,  the loop acquisition time can be 
longer than for an equivalent passive filter. 
have phase stability problems that are eliminated by tracking filters. For  
this reason in a high accuracy, high tone ratio system tracking filters a r e  
used and a re  especially used with the high accuracy top tone. F rom phase 
plane trajectories for  second-order phase lock loops given by Sanneman 
and Rowbotham, 
where the initial frequency e r r o r  between the incoming tone and the loop 
VCO is less than the noise bandwidth of the loop. 
for the car r ie r  loop a VCO stability of *0.0001 percent'r and a maximum 
doppler velocity of 3000 feet per second, the maximum frequency e r r o r  
occurs for the 320 kHz top tone and is 1.3 Hz. For a worst case initlal 
phase e r r o r  of 180 degrees, the loop acquisition time or  the time to reduce 
the frequency e r r o r  to zero and the phase e r r o r  to less than 1/100 of a 
cycle has been plotted as a function of the loop noise bandwidth in Figure 2 
for several different values of the initial frequency e r r o r  normalized to 
the loop noise bandwidth. 
tion time for an initial frequency e r r o r  of 1 .3  Hz and thus represents the 
acquisition time for the top tone. 
tones will  be about the same o r  less since the doppler shift and consequently 
However, passive filters 
5 the time to phase lock can be computed for the case 
Assuming as previously 
.(r 
One of the dashed curves is a plot of the acquisi- 
The acquisition times for the ambiguity 
* See footnote page 8 .  
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LOOP TWO-SIDED NOISE BANDWIDTH (HZ) 
Figure 2. Acquisition Time for a Second Order Phase Lock 
Tracking Filter 
‘1 
1 
’ M 
initial frequency e r r o r  will  be less particularly if the lower tones are 
transmitted without frequency translation. 
range acquisition circuitry is mechanized s o  that all of the tones a re  
acquired in parallel the total range acquisition time will  be equal to the 
top tone acquisition time. Some mechanizations may use sequential 
acquisition of the tones which of course increases the total range acquisi- 
tion time. 
Therefore assuming that the 
For  purposes here, parallel acquisition will  be assumed. 
Figure 2 establishes the range acquisition time for a given set of 
tone filter bandwidths. The next task is the establishment of the necessary 
signal power at the receiver to maintain the ca r r i e r  loop in lock and to 
obtain 21 db tone SNR’s at the tone filter outputs. 
phase modulate the ca r r i e r  with small deviations. 
reception conditions high deviations prove to be desirable and this situation 
is discussed in the section on multipath reception. 
low deviations wil l  be used in which the majority of the tone powers are 
in the f i rs t  order sidebands. Since with a car r ie r  only tracking loop in 
the receiver the recoverable tone powers after demodulation are in the 
f i rs t -order  sidebands only, the tone modulation indices should be picked 
which maximize the first-order sideband powers. This is subject to the 
constraint of sufficient power in the car r ie r  component to maintain the 
receiver loop in phase lock and provide a clean coherent reference for 
demodulation. 
sequently, the following equations must hold. 
The five tones each 
Under multipath signal 
For  present purposes 
A loop SNR of 10 db is specified for this purpose. Con- 
C Mi i’ 
T =  21 db 
@Bt 
(B-18a) 
2 10 db a - q  
t 
i 
-1 
‘ 3  
(B- 18b) 
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where 
5 = received signal power-to-noise spectral ’ density ratio 
Mt(i) = modulation loss  for ith range tone 
Mc = modulation loss for car r ie r  component 
Bt(i) = noise bandwidth of ith tone filter 
2BL = car r ie r  loop noise bandwidth (50 Hz) 
i = 1, 2, 3, 4, 5 
The modulation losses are  equal to  
2 5 2  
(i’ = 2J1 (Pi) Jo (Pm) 
m= 1 Mt 
(B-19) 
P 
where 
= modulation index of mth tone Pm 
Using a set of bandwidths derived for a specific acquisition time, Equations 
(B-18) and (B-19) can be used to derive the required C/@. 
is chosen which minimize the set of modulation losses M( i ) .  A sample t 
calculation goes as follows. 
A set  of indices p, 
Assume a top tone filter bandwidth of 10 Hz which f rom Figure 2 
results in an acquisition time of 0.5 seconds. 
for the other four tones, the filter bandwidths cannot be less than 8 Hz in 
order not to exceed the 0.5 second acquisition time of the top tone. 
this set of bandwidths Equation (B-18) reduces to 
Using curve (4) in Figure 2 
Using 
CMt(” 
# 
= 31 db-Hz (B - 20a) 
182 r“ % 
I 
= 30 db-Hz i = 2, 3, 4, 5 ( B - 2Ob) 
is 
2 27 db-HZ C 
CM 
is 
- ( B - 2 0 ~ )  
6 
From an optimization procedure the optimum set of modulation indices 
for the above requirements and the 
p1 = 0.70 Mt‘ 1) 
corresponding modulation losses are 
= -10.2 db 
C 
M = -4.7 db 
From these results the required C/@ is 41.2 db-Hz. 
the car r ie r  loop SNR will  exceed 10 db by a large margin so that more 
power than necessary is in the car r ie r .  
as it is characteristic of coherent car r ie r  demodulation of low deviation 
P M  systems. 
larger indices also removes power from the first-order sidebands. 
removed power goes into higher order sidebands which a re  not recoverable. 
It will be noted that 
This condition cannot be avoided 
Removing additional power f rom the car r ie r  by use of 
The 
Figure 3 is a plot of the fixed tones ranging acquisition time versus 
the signal power-to-noise spectral density ratio at the receiver (C/Q). In 
addition, the total acquisition time is plotted which equals the car r ie r  loop 
acquisition time given in Figure 1 added to the tones range acquisition 
time. 
0.024 second and the corresponding loop acquisition bandwidth (2BL) is 
3200 Hz. The total acquisition time is then 0.524 second. 
on the curve have been similarly derived. If a 6 db power margin is 
desired from the power budget given in Table 2, a total acquisition time 
of about 2.9 seconds would be required. 
For the above sample calculation, the car r ie r  acquisition time is 
Other points 
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RECEIVED SIGNAL POWER-TO-NOISE DENSITY RATIO (DB-HZ) 
Figure 3. Acquisition Time versus Received Signal Power-to-Noise 
Spectral Density Ratio for Fixed Tones Ranging System 
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3.1.3 Swept Tone 
‘”\ 
i 
‘ 1  L 
“ - 1  
In a swept tone system the ambiguity tones of the fixed tones system 
a re  replaced by a single tone which is swept in frequency over a large 
enough range to resolve the ambiguity. Typically a tone is swept f rom a 
lower frequency to a higher frequency. The fine range measurement o r  
range accuracy is obtained by measuring the phase of the tone at the end 
of the sweep and in this regard is identical with the fixed tones system. 
Therefore for the same reasons developed for the fixed tones system, the 
highest frequency in the sweep wi l l  be 320 kHz. 
resolved by counting the number of cycles of phase shift of the sweep tone 
and the car r ie r  doppler during the tone sweep. 
The range ambiguity is 
* 
The number of cycles of phase shift is given by the difference between 
the phase shift at the end of the sweep and at the beginning of the sweep. 
- R2f2 R l f l  with f 2  > f l  Ns --- C -C 
w h e r e  
N = cycles of phase shift 
f = frequency at end of sweep 
f l  = frequency at s tar t  of sweep 
S 
2 
c = velocity of light 
R2 = range at end of sweep 
R1 = range at s ta r t  of sweep 
(B-21) 
.I. -,-- 
Further details on the theory of swept tone ranging can be found in 
Reference 7. 
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The range R2 is the desired measurement. The range R1 can be related 
to R2 by counting the doppler cycles of the ca r r i e r  frequency. 
velocity during the tone sweep is 
The doppler 
fd 
=Cf 
R2 - R1 
TS C 
R =  
where 
Ts = tone sweep time 
f = R F  car r ie r  frequency 
*d 
C 
= doppler shift on car r ie r  
(B-22) 
Rearranging Equation (B - 22) 
where 
- fdTs CNc R2 - R1 - c-=- f f 
C C 
N = cycles of doppler shift during time Ts 
C 
and substituting into Equation (B-21), the range R2  is equal to 
lNc  C d, =fZ;T1 (Ns - T) 
(B-23) 
(B-24) 
This is the coarse unambiguous range measurement. 
which this measurement is determined depends on the accuracy with which 
the cycle counts N and N are  measured. The e r r o r s  in  these counts 
a re  given as follows 
The accuracy with 
S C 
(B-25a) 
( B - 2 5b) 
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1 
where 
- R2f 2 - Rlf  1 
- R2fc - I C  
91 -7 
p 1 - c  
42 - 
P2 - - 
C 
R f  
C 
Therefore, the e r r o r  in R f rom Equation (B-24) is 2 
AR2 =f31[ Aq2 - Aql - f l  (AP2 - APl)] 
C 
(B-26) 
However, since f 
tone sweep count e r ro r  and can therefore be ignored. 
< < f the doppler count e r r o r  is small compared to the 1 C 
Thus AR2 becomes 
* II 
k 
C AR =- 
f 2  
(B-27) 
The fine range measurement is made at the end of the sweep SO that the 
e r ro r  AR ' in this measurement is given by 2 
AR,( = -  c Aq2 
f 2  
(B-28) 
To resolve the ambiguity in the fine range measurement, the e r r o r  in the 
coarse range measurement minus the e r r o r  in the fine range measure- 
ment must not exceed one half of a cycle of the fine range tone ambiguity. 
# 
C AR2 - AR,( I - 
2f2 
(B-29) 
Consequently from Equations (B-27) and (B-28), the following result  is obtained. 
(B-30) 
i a7 
c 
Since the e r ro r s  Aq 2 and Aq 1 a re  independent 
where 
(r = r m s  e r r o r  
q 
(B-31)  
The confidence factor F is introduced and assuming 99.9 percent 
probability of correct range ambiguity resolution is desired as in the fixed 
tones system, F is equal to 3 . 7  for the assumed gaussian distribution on 
the e r rors .  
before and after the sweep, 
random or  noise e r r o r  and taking the rms sum of the two e r r o r  sources, 
The two rms  e r ro r s  wil l  be equal if the tone SNR is the same 
Assuming the total bias e r r o r  is equal to the 
where 
(S/N)f = tone SNR beforesand after tone sweep 
S 
The sweep range f 2  - f is given f r o m  Equations (B-31) and (B-32) and is equal 
to 
1 
2 
f 2  - fit: dmq- 
S 
(B-33) 
The value for (S/N)f 
accuracy as for the fixed tones system and with F equal to 3 . 7  Equation 
(B-33) reduces to 
must be 21 db in order to obtain the same fine range 
S 
R 
i 
2 0.105 \Ifzz t f l  2 
f2  - f l  (B-34) 
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For  a small sweep range f 8 f l  2 
f2  - f l  2 0.149 f 2  
Since f 
range is approximately 48 kHz. 
must equal 320 kHz for the fine range measurement, the sweep 2 
The length of the sweep in time w i l l  be dependent on the bandwidth 
of the phase lock loop filter that is used to track the swept tone. Assuming 
a linear tone sweep, the peak phase e r r o r  in the loop (second order) during 
the sweep is equal to 
2.241~ (f2 - f l )  - 1.12 D 
2 -  E =  
BN 
P 
where 
BN = two-sided loop noise bandwidth (Hz) 
2 D = sweep rate ( rad/sec ) 
S T = sweep time 
Rearranging Equation (B-36) the loop noise bandwidth is equal to  
1 / 2  
BN = 2.66 ( ':>i1) 
(B-36) 
(B-37) 
Since it is necessary for the loop to maintain lock during the sweep 
Equation (B-8) must also hold here with E replacing E Therefore E must 
not exceed 
P a '  P 
e c = -  3.7 
"- ' J2(SNR)loop (B-38) 
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where 
P = 3.7 which gives 99.9 percent confidence loop will 
not break lock during sweep 
= signal-to-noise ratio in the loop during sweep (SNR)loop 
The SNR in the loop during the sweep should be as small as possible in 
order to minimize the power requirements. * 
should be adequate for tracking is 6.0 db. 
tracking loop must be widened after measurement of q1 and then narrowed 
again prior to measurement of q 
to 6 db back to 21 db again. 
The phase e r ro r  
A minimum value which 
This means that the tone 
so as to change the tone SNR from 21 
2 
fromEquation (B-38) cannot exceed 114 for a 
P 
6 .0  db loop SNR. 
Equation (B-37) the loop bandwidth during sweep must equal 
Substituting this value and the 48 kHz tone sweep in 
1166 B =  
The received signal power requirement is given by 
cMt 
QBN 
- = 6.0 db 
where 
2 M = 2J1 (p  ) (tone modulation loss) t t 
pt  = modulation index of tone 
(B-39) 
(B-40) 
* Though not shown here, higher loop SNR's during sweep wil l  increase 
the required signal power at  the receiver. 
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... 
The acquisitiontime is equal to  the sweep time plus the time to acquire 
the tone phase prior to the sweep and after the sweep when the loop is  
narrowed to obtain the 21 db SNR. The loop bandwidth a t  these times 
must be 15 db or 31.5 times smaller than during the sweep so that calling 
this bandwidth BN' 
BN 37 ' BN' = = 
G- 
(B-41) 
Assuming the loop acquisition time is the same before and after the sweep 
the total acquisition time for the swept tone system is TS plus twice the 
time corresponding to the value of B ' in Figure 2. 
have been used to plot the swept tone acquisition time as a function of 
C/@ in Figure 4. 
acquire the RF car r ie r  is also plotted in Figure 4 as the dotted line. The 
modulation loss M is a minimum when p equals 1 e 84 radians e However, 
the corresponding car r ie r  modulation loss is 10 db so that because of the 
car r ie r  power requirement as given by Equation (B-20c) a C/@ must equal 
37 db-Hz or  more when p is 1.84 radians. 
correspondingly lower value for p w a s  used. 
(C/@ = 35.7 db-Hz) f rom the power budget in Table 2,  a total acquisition 
time of about 4.5 seconds would be required. 
onds for the fixed tones system. 
These relationships N 
The total acquisition time which includes the time to 
t t 
For lower values of C/@ a t 
With a 6.0 db power margin t 
This compares to 2 . 9  sec- 
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Figure 4. Acquisition Time versus Received Signal Power-to-Noise 
Spectral Density Ratio for Swept Tone Ranging System 
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3. 1.4 Digital Code 
A digital code ranging system repeatedly transmits a binary sequence 
and then determines the phase of the sequence at  the receiver. In actuality 
the fine range o r  accuracy measurement is obtained from a phase measure- 
ment of the binary sequence's clock frequency and the range ambiguity is 
resolved by measuring to the nearest bit the phase of the sequence. 
fore,  the clock rate for the sequence should be 320 kHz for the reasons 
developed previously. 
should be at least 8000 bits. 
correlation of the received sequence with the reference sequence. 
there a r e  8000 possible phase positions, up to 8000 correlations may be 
required. 
nations of the correlations and excessive acquisition time results from 
sequential determination of the correlations. 
sequences have been developed which reduce the number of required corre-  
lations. 
the component structured PRN code$ developed at  J P L  and the second is a 
code developed by Stiffler8 which will be called the BINOR code for 7 BINary 
Optimum - Ranging .  - 
There- 
For  2000 n mi  ambiguity the length of the sequence 
The sequence phase can be determined by a 
Since 
Equipment limitations prevent the use of simultaneous determi- 
Consequently special binary 
Two such binary sequences a re  investigated here. The f i rs t  is 
The binary sequences will biphase modulate the carr ier .  Therefore, 
the R F  portion of the receiver will be essentially the same as that used for 
the fixed and swept tone systems. 
course be in the range acquisition circuitry. 
generally easier to implement than analog techniques, mechanization of the 
range acquisition circuitry should be easier. 
necessarily imply that a digital code system will result in a less  costly 
receiver than an analog technique. 
3.  1.4.1 PRN Ranging Codes 
The difference in the receiver will of 
Since digital techniques a re  
However, this does not 
The theory of operation of the J P L  P R N  ranging system will not be 
discussed here as it is well-documented elsewhere. Therefore, the 
reader will be assumed to be familiar with the operation of the code. The 
particular PRN code to be evaluated here is a three component plus clock 
component code which is 8246 bits in length. 
the code is 
The boolean logic which forms 
Code = cl @ (AB t BC t CA) - cl (B-42) 193 
w 
where 
cl = 320 kHz clock 
A = 7-bit PRNcode 
B = 19-bit PRNcode 
C = 31-bit PRN code 
The correlation properties of this particular code are shown in 
Table 4. 
TABLE 4 
CODE CORRELATION PROPERTIES 
Correlation Value (%) 
Ope ration Ref e r enc e Code" Not Acquired Acquired 
l! Acquire c l  0 0 50 
2 Acquire A a 0 c l  50 75 
3 Acquire B b * c l  50 75 
4 Acquire C c 61 50 75 
5 Tracking (ABtBCtCA) c l  - 100 
.b .I* 
The lower case letters for the code indicates the reference code is not in 
phase with the received code. 
The acquisition time for the code includes the time for the clock loop 
to acquire the clock component (step 1 in Table 4) plus the time to acqpire 
the three code components in sequence. 
acquired in parallel, thus decreasing the total acquisition, but at the 
expense of an impractical increase in acquisition circuitry. 
ser ia l  acquisition of the components will be assumed. 
tion time depends on the clock loop noise bandwidth and is again given by 
Figure 2 for an initial frequency offset of 1.3 Hz. 
accuracy is determined by the clock loop SNR and must equal 21 db prior 
to the range measurement. 
only 50 percent so that after complete code acquisition the loop SNR will 
increase by 6 db. 
that the loop bandwidth must satisfy the following relationship 
These three components could be 
Consequently, 
The clock acquisi- 
Again also the range 
After clock acquisition the correlation level is 
Therefore, the clock loop ratio can be 15 db initially so 
4% i 
"1 
194 
2 
n 
& = 15 db (B -43) 
where 
S/@ = ratio of power in code-to-receiver 
noise spectral density 
p = clock correlation (5070) 
The acquisition times for the code components are derived from 
10 
Viterbi's word e r ro r  probabilities for orthogonal codes. Again assuming 
a 99. 9 percent acquisition probability the required ratio of signal energy to 
noise spectral density for the seven bit A component is  from Viterbi 
= = 4.5 log27 = 12.6 ( B-44) 
The integration o r  correlation tim-e for each correlation is then 
T = 12.6 (4 (B-45) 
Since seven correlations a re  required to resolve the phase of the A com- 
ponent and the change in correlation level from Table 4 is 25 percent, the 
acquisition time for the A component equals 
= 7 . 16T = 1410 (%) TA (B-46) 
Similarly, the acquisition times for the B and C components a re  
= 19 16T = 4530 ( - )  TB (B-47a) 
..1 = 31 16T = 7410 (B -47b) TC 
and the total acquisition time for the three components is 
T = TA t TB t TC = 13350 (%) (B-48) 
The code power-to-noise spectral density ratio (S/@) is related to the 
received power-to-noise spectral density ratio by the modulation index of 
the code on the carr ier .  For biphase modulation 
s c sin'p 
0 
- =  
9 (B-49) 
where 
p = code modulation index 
195 
The power requirements for the car r ie r  loop a re  the same as before; so 
by Equation (B-20c) 
2 
27 db C c cos p 
CM 
@ 9 
- =  (B-50) 
The modulation index p is chosen so as to satisfy both the car r ie r  
and P R N  code power requirements represented by Equations (B-49) and (B-50). 
However, the maximum index that should be used is 1.25 radians as the 
carr ier  component becomes unstable o r  uncontrollable for indices above 
1 .25  radians. 
region cause large changes in the car r ie r  component level. 
the carr ier  component is completely suppressed. 
the P R N  code acquisition time which includes the clock loop acquisition 
time, i s  plotted in Figure 5 as a function of the received signal-power-to- 
noise spectral density ratio C/@. 
acquisition time which includes the R F  carr ier  acquisition given in Figure 1. 
3 . 1 . 4 . 2  BINOR Code 
This instability results since small changes in p in this 
At 1.57 radians 
Using the above results 
The dotted curve represents the total 
A binary code sequence has been developed which both reduces the 
acquisition time of the P R N  sequence and results in much simpler range 
acquisition circuitry in the receiver. 
tones system with a near optimum tone ratio of two.':: The range acquisi- 
tion circuitry is moreover simplified by the use of digital techniques in 
place of the analog filtering requirements of the tone system. 
The code is equivalent to a fixed 
The code sequence is generated from a ser ies  of n coherent square 
waves which a re  harmonically related by multiples of two. 
frequency of each square wave is given by the following relationship: 
That is, the 
2i- 1 
T square wave frequency = - 
where 
i = 1, 2, 3, ..., n 
T = code period 
J. -6- 
See section on fixed tones for discussion of optimum tone ratio. 196 
(B-51) 
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RECEIVED SIGNAL POWER-TO-NOISE DENSITY RATIO (DB-HZ) 
---- 
MINIMUM ACQUISITION TIME FOR BINOR CODE 0.17 SEC 
Figure 5. Acquisition Time versus Received Signal Power-to-Noise 
Spectral Density Ratio for Two Digital Code Systems 
The binary code is generated from the square waves by the following rule. 
During each bit time of the highest frequency square wave o r  clock the 
number of square waves in binary state zero a re  subtracted from the num- 
ber  of square waves in binary state one. 
is negative the code is put in binary state zero and if  the result is zero 
(possible only when n is  even) or  positive the code is put in binary state 
one. 
wave frequency (the clock) and the code period is equal to the period of the 
lowest frequency square wave. 
If the result of this subtraction 
Therefore, the code bit rate is equal to twice the highest square 
The acquisition procedure for the code consists of f i rs t  acquiring the 
clock component with a phase lock loop as fo r  the PRN code followed by 
n- 1 correlations in sequence of the code with n- 1 square waves from a 
divide down chain of flip-flops driven from the acquired clock. 
lation will be positive o r  negative depending on whether the square wave is 
in-phase o r  out of phase with the code. 
decisions (including the clock acquisition a s  one binary decision) a r e  
required to resolve the phase of a 2 
theory this equals the minimum number of binary decisions possible since 
a 2n-bit code contains n bits of information. 
itself to rapid acquisition and with each acquisition step involving only a 
binary decision, the mechanization of the code acquisition is considerably 
simplified. 
as before and the lowest frequency square wave will be 78.125 Hz. There- 
fore n is equal to thirteen and the code length is 213 or  8192 bits compared 
to 8246 bits for the P R N  code. 
the 78.125 Hz square wave will be in-phase with the received code. 
range is obtained by measuring the phase of this square wave and the am- 
biguity resolution is equal to the period of the square wave o r  about 2100 n 
mi. 
since this jitter appears on the 78. 125 Hz square wave through the divide 
down flip-flop chain. 
the phase measurement. 
Each corre-  
Therefore, a total of n binary 
n bit long code. From information 
Consequently the code lends 
The clock o r  highest frequency square wave will  be 320 kHz 
After n binary decisions o r  correlations 
The 
The range accuracy is determined by the phase jitter in the clock loop 
The clock loop SNR must therefore be 21 db prior to 
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The correlation of each of the square waves with the code has been 
derived by Stiffler and the results a r e  repeated here 
n odd (B-52) 
For large n, by Stirling's formula 
(B-54) 
With each of the n square waves containing l / n  of the total power it can be 
seen that the correlation is reduced by 
received signal is the s u m  of the square waves. 
wave with n amplitude levels. 
wave with the binary code is 2. 0 db when n is large. 
correlation is 0.225 (22.5 percent) and the penalty is 1.8 db. 
The code acquisition time is derived a s  follows. 
from the case where the 
This signal is an n-ary 
Hence, the penalty for replacing the n-ary 
For n equal to 13 the 
The acquisition 
time equals the clock loop acquisition time plus 12 correlation times in 
sequence for the remaining 12 square waves. 
time is derived the same way a s  for the PRN code. 
poses the clock loop SNR can be 10 db. The 21 db necessary for the range 
accuracy i s  obtained by transmitting pure clock following acquisition of the 
code. This increases the clock correlation factor from 22.5 to 100 percent 
o r  13 db and actually increases the loop SNR from 10 to 23 db (ignoring loop 
bandwidth expansion effects). Therefore the code transmission will consist 
of the code sequence fo r  a length of time to allow fo r  acquisition followed 
by pure clock or  the 320 kHz square wave for a short period. 
increases the overall acquisition time slightly and to account for this 13 
correlation times will be assumed in place of the necessary 12. 
loop acquisition bandwidth is then given by 
The clock loop acquisition 
For acquisition pur- 
This 
The clock 
2 
% =  10db 
@BN 
(B-55) 
199 
where 
S/Q = ratio of power in code-to-receiver noise spectral 
density 
p = clock correlation (22. 5%) 
Deriving B 
Figure 2. 
f rom Equation (B-55), the loop acquisition time is given in N 
The correlation time for each square wave is derived as follows. 
The probability of a correct binary decision for  matched filter correlation 
is equal to 
where 
p = correlator output level = p T  G 
2 @T a = correlator output noise power = - 2 
T = correlation time 
The probability of correct code acquisition is simply 
(PC+ = (P)’” = (1 - Pe)12 = 1 - 12 P e 
where 
(B-57) 
U equal to 99.9 percent , the corresponding value for - is 
* h a  2.66 and therefore the correlation time is equal to 
T = 140.5 (E) 
For  13 correlations 
T = 13(140.5) @ = 1830 @ T 
(B-58) 
(33-59) 
.I- *,* 
The correlation time actually must be an integer multiple of the code 
period of 1/78. 125 seconds in order to obtain the correct correlation 
2 0 ~  value. 
* 
7 
-9 
7 
... 1 
1 "A 
1 
Using Equation (B-59) and the clock loop acquisition time, the overall acqui- 
sition time for the BINOR code is plotted in Figure 5 as a function of the 
received signal power-to-noise spectral density ratio. The division of 
power between the car r ie r  and the code, given by the ca r r i e r  modulation 
index P , is also represented by Equations (B-49) and (B-50) and the same con- 
siderations on f3 also apply here. 
* 
A comparison between the two digital code schemes, represented by 
plots in Figure 5, shows the superiority of the BINOR code. 
Hz value for C h  (6 db margin over the Table 1 power budget) the PRN 
code acquisition time is 4.5 seconds and the BINOR code acquisition time 
is 1. 15 seconds. 
pler acquisition procedure than the PRN code but in a faster acquisition 
time. 
diagrams of the code transmitter and code acquisition and range rneasure- 
ment circuitry a r e  given in the reference. 
For  a 35.7db- 
Therefore not only does the BINOR code result in a sim- 
Further details on the BINOR code ranging system including block 
11 
A different method of transmitting the BINOR code results in even 
faster acquisition of the code. 
consisting of the 13 squarewave frequencies, the code is  transmitted in 
segments consisting of the clock and two of the square waves during each 
segment. 
format. 
Instead of transmitting the complete code 
*$ 
The code transmission sequence in time will have the following 
I 
period; the acquisition time plot i s  actually not a smooth curve as shown 
in Figure 6 ,  but is stair step in shape. 
13 times the code period o r  0.17 seconds. 
Transmitting the clock plus one- square wave during each segment results 
in an unsymmetrical code sequence, i. e., more ones than zeros, resulting 
in DC level problems in the receiver. 
sequence with an even number of square wave components. Therefore the 
code segments a r e  transmitted with the clock plus two square waves to get 
Since the correlation times a re  restricted to integer multiples of the code 
The minimum acquisition time is 
.I. .*< 
9.1 
This unsymmetry results for any 
around this problem. 20 1 
i a 
1. 
2. 
3. 
7. 
8. 
Clock square wave 
Clock t - t -9 code sequence clock clock 
2 2& 
clock clock Clock t - code sequence 
z3  z4 
clock clock Clock t 11 -code sequence 
2 212 
Clock square wave 
The Correlation p for the BINOR code with three squarewave components 
is 0 .5  [from Equation (B-52)] compared to 0,225 for the complete 13 square- 
wave code. 
transmission sequence. 
sion periods two through seven above is derived by the majority logic 
Hence each correlation time can be shorter using the above 
The code sequence during each of the transmis- 
shown below 
(code). = AB n + AC,, ’ Bncn t 1 (B-60) 
where 
A = clock square wave 
B = -  clock square wave 
n ,2n-3 
L 
- -   clock square wave 
‘ n t l  22n-2 
n = 2,  3, 4, ... , 7 (represents period 
in transmission sequence) 
Clock only is transmitted during period one to allow the clock loop to 
acquire. 
(period 8) for the same reasons as previously discussed. 
Clock only is also transmitted at the end of the sequence 
With p equal to 0.5, the correlation time is reduced from that of 
Equation (B-58) to 
T = 28.2 @ (B-61) 
20 2 
i 
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The minimum possible correlation time is equal to one period of the code 
sequence which for the code segment generated during period 7 is 
1/78. 125 seconds. 
value will be the correlation time used in the receiver for all the code 
segments two through seven. 
S/@ is 33.4 db-Hz. 
clock only during period 8 will be (assuming one code period at the end for 
the clock only transmission). 
To simplify timing requirements in the receiver, this 
From Equation (B-61) the required value of 
The corresponding code acquisition time which includes 
= 0. 17 seconds (B-62) - 13 TT 78. 125 - 
and is equal to the minimum acquisition time as shown in Figure 5 for the 
13 square wave BINOR code. 
obtained with a much smaller S/@ requirement. 
This minimum acquisition time i s  however 
Since full power is placed in the clock both at  the beginning and at 
the end of the transmission sequence the clock loop SNR must be 21 db. 
With S / @  equal to 33.4 db-Hz, the clock loop noise bandwidth must be 
17.5 Hz which from Figure 2 results in a loop acquisition time of 0.25 sec- 
ond. The car r ie r  modulation index of the code must be 1.12 radians o r  
less to insure proper power in the car r ie r  [see Equation (B-20c)l and there- 
fore C/@ (for S/@ equal to 33.4 db-Hz) equals 34.3 db-Hz. 
the resultant car r ie r  acquisition time is 0.55 second. 
acquisition time for C/@ equal to 34.3 db-Hz is equal to 
From Figure 1, 
Therefore, the total 
car r ie r  acquisition 0.55 second 
clock acquisition 0.25 second 
code acquisition 0. 17 second 
Total 0.97 second 
This value compares to 1.9 seconds for  the full BINOR code as given in 
Figure 5. 
be 0.17 seconds but the clock loop bandwidth can be increased to 25 Hz 
reducing clock acquisition time to 0. 17 second and the ca r r i e r  loop acqui- 
sition time decreases to 0.3 second. 
is 0.64 second compared to 0.9 second for  the full code. 
of the segmented method of transmitting the code is the resultant synchro- 
nization problems in the receiver. 
is present in only a small portion of the transmitted sequence, correlation 
For  C/@ equal to 35.7 db-Hz the code acquisition time will still  
Therefore, the total acquisition time 
The disadvantage 
Since a given squarewave component 
203 
in the receiver must be accomplished at  the proper time in the sequence. 
Hence the resultant synchronization problem for which at this writing no 
easy solution has been found. 
3 . 2  Pulse Techniques 
Pulse techniques have a distinct advantage over the CW techniques 
in that acquisition of a car r ie r  i s  not required. 
coherent and simply detects the presence of a pulse. 
rence of the pulse is  the measure of the range. 
systems is the high peak powers required for the transmitter since the 
total signal energy occurs in a short duration pulse rather than being uni- 
formly distributed over the entire transmission time as in CW systems. 
Of course, this concentration of energy in a short time significantly 
shortens the range acquisition time. 
limited by the PRF (pulse repetition frequency) which is a function of the 
range ambiguity resolution; while for CW techniques the fix rate is limited 
by the car r ie r  and range signal acquisition time which is considerably 
longer. 
C W  systems i s  78. 125 pulses per second. 
range measurement since pulse coincidence detection will be used in the 
receiver to  decrease the false a larm probability. Therefore, the range 
acquisition time is the time between adjacent pulses o r  less  than 0.1 second. 
The pulse receiver i s  non- 
The time of occur- 
A disadvantage of pulse 
The fix rate for a pulse system is 
The PRF to obtain the same range ambiguity as was used f o r  the 
Two pulses a re  needed for a 
Pure rectangular pulse systems a r e  not practical for the Navsat as 
the peak powers in the satellite become excessive at  L-band hundreds of 
kilowatts). 
the peak power requirements to reasonable levels. 
of the pulse compression system have been covered in two separate docu- 
ments 
t e r s  is given as follows: 
Consequently a pulse compression system is needed to reduce 
Details of the design 
so will not be repeated here. A summary of the system parame- 
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Peak transmitter power = 20 kw 
Average transmitter 
power transmission) 
Signal = 20 ps  chirp pulse (5.0 MHz frequency sweep) 
PRF = 78.125 pulses per second 
Compression ratio = 100 
Probability of pulse detection = 0.985 
= 31 W (during satellite 
* 
“1 
4 
False alarm time = 55 hours 
Acquisition time = 0. 1 second 
RF  bandwidth = 5.0 MHz 
The specified transmitter powers allow for a 6 db margin and assume the 
same R F  link parameters as for the CW systems (Table 2). The proba- - 
bility of pulse detection (using two pulse coincidence detection) is 0.985. 
This compares to the probability of acquisition for the CW systems of 
better than 0.9 for the car r ie r  and 0.999 for the range signal. 
alarm time is unique to the pulse system as the receiver is continuously 
open and occasionally will mistake noise for a pulse. 
cidence detection this type mistake will  occur on the average of only once 
every 55 hours. 
increases to 0.993 but the false alarm time is a very undesirable 0 . 2  second. 
The false 
With two pulse coin- 
Without coincidence detection the probability of detection 
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4. MULTIPATH ERROR REDUCTION TECHNIQUES 
The reception of multipath signals at the user antenna tend to degrade 
the range measurement accuracy of the. ranging system. Studies13 of the 
problem have indicated that the accuracy with multipath reception is related 
to the R F  bandwidth of the ranging signal. 
niques o r  signal designs which increase the RF  bandwidth should be less  
susceptible to range measurement e r r o r s  in the presence of multipath sig- 
nal reception. 
Consequently modulation tech- 
The digital code systems should be less susceptible to multipath 
e r r o r s  if the clock frequency is increased. 
of the signal and increases the fine range measurement accuracy of the 
clock phase. 
length of the code if the same range ambiguity resolution is desired. 
result the code acquisition time i s  also increased. 
BINOR code if  the clock frequency is  increased from 320 kHz to 1.28 MHz, 
a factor of four, the square wave correlations required to acquire the code 
increase from 13 to 15. In addition the square wave and clock correlations 
decrease from 22.5 to 21 percent and the maximum initial frequency offset 
for the clock loop increases by a factor of four from 1.3 Hz to 5 . 2  Hz. 
Computation of the code acquisition time for a received signal power-to- 
noise spectral density ratio of 35.7 db-Hz shows that it increases from 
0.88 second {Figure 5) to 1.37 seconds. 
0.3 seconds does not change. 
sion technique, the code acquisition time simply increases by two code 
periods or 2/78. 125 seconds. 
width) increases from 0. 17 to 0.24 seconds with the increased frequency 
offset of 5.2 Hz. Therefore, with C/@ equal to 35.7 db-Hz, the total ac- 
quisition time goes from 0.64 second to about 0.74 second. 
with the segmented code transmission, acquisition time does not increase 
significantly . 
This increases the bandwidth 
However, the increased clock frequency also increases the 
As a 
For  example with the 
The carr ier  acquisition time of 
Using the segmented BINOR code transmis- 
The clock acquisition (with 25Hz loop band- 
Therefore 
The fixed and swept tone systems should also be made less  suscep- 
tible to multipath e r r o r s  by increasing the frequency of the fine range or  
accuracy tone. For the fixed tones system this would require one 
c 1 
:4 
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additional tone and the acquisition time would increase due to an increase 
in the top tone initial frequency e r r o r  for  the higher frequency. 
An additional technique for reducing the susceptibility of the fixed 
tones system to multipath e r r o r s  is to increase the individual tone modu- 
lation indices to large values. Indices as high as 6 to 10 radians may be 
necessary. l4 The large indices also increase the R F  bandwidth. 
example using modulation indices of 8 radians for each tone the fixed tones 
system R F  bandwidth increases from about 700 kHz to about 5.5 MHz. 
With large indices the tone powers a re  spread out over many sideband 
components and the carr ier  component is reduced to a low level. 
fore, modulation feedback is required in the receiver to reduce the indices 
and restore power in the carr ier .  The feedback is implemented by the use 
of five tone tracking loops which feed the five demodulated range tones back 
to the receiver where they phase modulate the carr ier  loop VCO and reduce 
the incoming signal modulation indices to a small value. For  tone modula- 
tion indices of 8 .0  radians each and a tone feedback loop gain of 30 db the 
modulation indices a re  reduced to 0.25 radian. 
the feedback receiver and corresponding required received signal-to-noise 
density ratio is estimated as follows. The feedback loops as well as pro- 
viding modulation index reduction, also provide phase stability around the 
receiver and should thus be operated in a linear region. Assuming that a 
SNR of 10 db is adequate for linear loop operation, the received power 
requirements should be 
For  
There- 
The acquisition time for 
C 
2BL t Bt)= lo db 
where 
2BL = car r ie r  loop noise bandwidth (50 Hz) 
Bt = sum of the five tone loop bandwidths 
15 The s u m  of the tone loop bandwidths assuming they a re  equal is 
(B-63) 
Bt = 5[Z(~)B;] 1 (B-64) 
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where 
r 
P i  -= ratio of input tone modulation index to IF modu- 
'0 lation index or  equivalently the loop voltage gain 
B\ = open loop filter bandwidth of each tone loop 
Assuming 30 db for p,/p, o r  31.8 and 2 Hz for the open loop band- 
The corresponding acquisition time is derived as 
The car r ie r  acquisition will be the same and from Figure 1 is 
width, the value for Bt is 636 Hz. 
becomes 38.4 db-Hz. 
follows. 
about 0. 1 second. 
After car r ie r  acquisition, the five range tones a r e  modulated onto the 
carr ier  at deviations of 0.8 radian each. 
remain in the car r ie r  to keep the car r ie r  loop in lock. 
tone filter bandwidths a re  2 Hz each the filter acquisition time is 0.5 second 
[see Equation (B-131 and the tone loops should acquire in about 0.5 second. 
Therefore the tone modulation indices will be left at 0.8 radian for 
0.5 second and then will be linearly increased to the final value of 
8.0 radian in 0. 1 second. 
The value for C/@ from Equation (B-63) 
The tone loop acquisition procedure is as follows. 
This permits sufficient power to 
Since the open loop 
F rom previous results it was noted that the required tone SNR's are 
Hence additional filtering of the tones is required after the tone 
The individual tone loop bandwidths a r e  twice 3 1.8 times the 2 Hz 
21 db. 
loops. 
open loop bandwidth or 127.2 Hz. 
10 db, to obtain a final SNR of 2 1 db the filter noise bandwidth after the 
tone loop must be about 10 Hz. 
top tone, from Figure 2 the acquisition time for this filter should be 
0 .5  second. 
receiver a t  a received signal power-to-noise spectral density ratio of 
38.4 db-Hz is equal to 
Since the specified tone loop SNR's were 
Assuming a phase tracking filter for the 
Consequently the total acquisition time for the tones feedback 
R F  Carr ier  Acquisition 0. 1 second 
Tone Loops Acquisition 0.5 second 
Final Filter Acquisition 0. 5 second 
Total 1.1 seconds 
The acquisition time for the low deviation PM fixed tones system at the 
same power level is also about 1. 1 seconds (see Figure 3). 
high deviation PM feedback receiver does not compromise performance. 
Therefore the 
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The penalty for the reduced multipath e r ro r  sensitivity is a more compli- 
cated receiver design and transmitted signal structure. 
The pulse compression system is perhaps the least vulnerable to 
By using gating logic in the receiver, reflected path pulses multipath. 
which arr ive at  the receiver after the direct path pulse can usually be 
blocked from the range measurement circuitry. Multipath becomes a 
problem only when the propagation time difference between the direct path 
and the reflected path is equal to or  less  than the compressed pulse length. 
For  the pulse compression system this time is 1/100 of the 20 psec chirp 
pulse or  200 nanoseconds. 
20 9 
5. DATA TRANSMISSION 
In addition to range difference measurements the user  requires 
information on satellite identification and on corrections to satellite 
ephemeris and clock phase. 
cast to the user  by the satellites in the form of PCM data and is t rans-  
mitted on the same R F  carr ier  as the ranging signal. 
form of multiplexing the two signals is required. 
required to transmit the above information has been estimated to be 
about 130. 
information bits at  the start  to provide for bit synchronization. 
e r ro r  probability of 10 
The bit transmission rate wi l l  depend on the form of multiplexing and the 
number of bits transmitted during a satellite broadcast, 
that all  130 bits a r e  transmitted during one satellite broadcast. 
This information plus time of day is  broad- 
Therefore, some 
The number of bits 
This total includes simple e r r o r  coding plus some initial non- 
A bit 
-3  should be sufficient for the data transmission. 
I 
It will be assumed 
Two forms of multiplexing wi l l  be investigated. These a re  frequency 
division multiplexing (FDM) where both signals appear on the carr ier  
simultaneously and time division multiplexing (TDM) where the two 
signals occur in time sequence. 
5. 1 DATA TRANSMISSION WITH C W  RANGING 
The PCM data is  transmitted on a subcarrier with either multiplexing 
technique. 
interferring portion of the range signal frequency spectrum and with time 
multiplexing the subcarrier i s  placed at a frequency which is sufficient to 
remove the data sidebands from the 50 Hz car r ie r  loop. 
biphase modulates the subcarrier and the subcarrier demodulator uses 
coherent detection with matched filtering of the PCM data. 
is  the most optimum from a power efficiency standpoint. 
coherent scheme s can allow for simpler subcarrier demodulator de signs 
With frequency multiplexing the subcarrier is located in a non- 
t 
The PCM data 
This technique 
Other non- 
* 
With large data rates and TDM (500 bits per second or greater) split- 
phase coding may be used to modulate the data directly on the carr ier .  
This results in slightly better power utilization than the use of a subcar- 
r ier.  The following discussion however wi l l  assume use of a subcarrier 
for the data. 
210 
hS 
‘ 7  
i 
i 
,_I 
but result in excessive power demands on the transmission link and for 
this reason a r e  not considered here. Since the subcarrier demodulator 
will be a small  portion of the overall user  equipment costs the necessity 
for minimizing the demodulator design is not of paramount importance. 
A major problem in the data transmission design is the provision 
for data bit sync in the demodulator. Bit sync can either be derived in 
the demodulator from the data s t ream o r  can be transmitted along with 
the data. Fo r  the present bit sync will be assumed to be derived in the 
demodulator by a bit synchronizer operating on the data stream. 
mission of bit sync with the data will be discussed briefly later.  
Trans- 
Coherent detection of the data requires knowledge of the unmodulated 
subcarrier phase for the reference signal. This reference can be obtained 
either by leaving some power in the subcarrier frequency after data modu- 
lation o r  by deriving the subcarrier phase f rom the data modulation side- 
bands. This latter technique is preferable since no power is wasted in the 
subcarrier itself but is completely in the data sidebands. 
power in the subcarrier necessitates the use of split-phase PCM modulation 
in order  to place the data sidebands sufficiently far from the subcarrier 
to allow acquisition and tracking of the subcarrier phase by a phase-lockloop. 
In addition leaving 
The subcarrier phase is obtained from the data sidebands by a 
squaring loop. 
by a bandpass f i l ter  W Hz wide and then squared. 
frequency term is then filtered by means of a phase-lock filter whose VCO 
output is divided by two and used as theslbcarrier phase reference. 
output of the phase detector is the noisy PCM data stream. 
ing of the data and bit synchronization a r e  accomplished by a bit synchro- 
nizer loop following the phase detector. 
The biphase modulated (*90 deg) subcarrier is filtered 
The resulting double 
* 
Matched fi l ter-  
The 
xc 
The divide by two creates an ambiguity of 180 degree in the reference 
phase and hence in the PCM data. 
differential encoding of the data o r  by initially transmitting a few bits of 
known polarity. 
This ambiguity can be resolved by 
2 1  1 
3 I 
The performance of the square loop demodulator has been analyzed 
by Lindsey. l6  The results indicate that for the parameter 6 > 5 the de- 
modulator performance is near  that of perfect coherent PCM/PSK detec- 
tion. The parameter 6 is given by 
6 = gyl +m) ow - 1  
N 
(B-65) 
where 
H = data bit rate 
BN = double frequency phase-lock loop noise bandwidth 
W = input subcarr ier  bandpass filter noise bandwidth 
S /  Q! = subcarr ier  signal-power-to-noise spectral 
density ratio 
The bandwidth W must be wide enough to pass the modulated subcarrier 
without serious distortion. A bandwidth sufficiently wide to accomplish 
this objective is equal to three times the bit rate. 
equal to 
Equation (B-65) then is 
(B-66) 
Fo r  a l o m 5  bit e r r o r  rate, S/QH ideally is equal to 6. 8 db. 
due to non-ideal hardware implications a value of 8. 0 db is more realistic 
in any actual demodulator implementation. 
phase-lock loop bandwidth must be related to the bit rate by 
However, 
Consequently for 6 > 5 the 
(B-67) 
Knowing the bandwidth BN, the loop acquisition time can again be found 
f rom Figure 2 and is the acquisition time for the subcarrier demodulator. 
With frequency division multiplexing, the time available for data 
reception is the range 
lator acquisition time. 
time of one second the 
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signal acquisition time less  the subcarrier demodu- 
F o r  example, 
data rate must 
given a range signal acquisition 
be greater than 130 bits per second 
i 
to receive all 130 bits of information. 
per  sec  the loop bandwidth B N 
be approximately 0. 1 second.* The time atailable for  data transmission : 
is then 0. 9 second during which time bits can be received. 
sponding data subcarrie r power requirement is 
Assuming a data rate of 150 bits 
will be 48 Hz and the acquisition time will 
The cor rer  
- s = 8.0 t 10 log 150 = 29.8 db-Hz 
@ 
(B-68) 
Since the data subcarr ier  is present simultaneously with the range signal 
additional signal power at the receiver is necessary. 
modulation index of p radians on the ca r r i e r  the modulation losses fo r  
With a subcarr ier  
the ca r r i e r  and range signal increase by the factor J 2(p ). 
se t  of modulation indices for the range and the data subcarrier can be 
found in the same manner as was previously found for the range signal by 
itself. Table 5 gives a summary of the effect of the data transmission on 
the three CW ranging systems. 
increases the received power requirsments by 1. 3 db for  the fixed tone 
system and 3.  5 db for the BINOR code system over that for  ranging only 
when the received signal power-to-noise spectral density (C/@) is 3. 5 db- 
Hz. 
due to the higher data rate necessary which itself is due to the shorter 
range acquisition time fo r  the code compared to the tone ranging. F o r  
both tone systems the subcarr ier  frequency can be placed at 3 kHz but for  
the BINOR code the subcarrier is placed at  1. 7 MHz which is outside the 
code bandwidth extending from 78 Hz to 1. 6 MHz (5th harmonic of clock), 
An optimum 
0 
Adding the data transmission function 
The higher extra  power required with the BINOR code is primarily 
With time division multiplexing additional received power is not 
necessary but the total acquisition time which now includes data acquisition 
will increase. The total power for ranging is also available for data 
* Assuming initial frequency e r r o r  of zero for  3 kHz subcarrier frequency. 
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reception since the two transmissions occur in time sequence. 
given C/@, the data rate H can be calculated as  follows. 
quired in the subcarrier is 
F o r  a 
The power re-  
= 8 t 10 log H (2) db-Hz 
where 
2 Md = 2 J  (p) = modulation loss for the subcarr ier  1 
p = subcarr ier  modulation index on ca r r i e r  
(B-69) 
TABLE 5 
EFFECT OF MULTIPLEXING RANGE AND DATA SIGNALS 
FOR THREE CW RANGING SYSTEMS 
Re qui red Total 
C / @  Data Rate Subcarrier Acq. Time 
Sys tern (d b - Hz) (bits/sec) Frequency (set) 
2. 9 Fixed Tones 3 5 . 7  0 
Plus FDM-Data 37. 0 60 3 kHz 2. 9 
Plus TDM- Data 35. 7 400 3 kHz 3. 3 
I-- 
Swept Tone 35. 7 0 - - -  4. 5 
Plus FDM-Data 36. 8 40 3 kHz 4. 5 
Plus TDM-Data 35. 7 400 3 kHz 4. 9 
BINOR Code 35. 7 0 - - -  1. 2 
Plus FDM-Data 39. 2 160 1 . 7  MHz 1. 2 
Plus TDM-Data 3 5 . 7  400 3 kHz 1. 6 
The power required in the car r ie r  is still given by Equation (B-20c) where 
M is equal to J 
mum modulation index". is 1. 7 5  radians and M 
(B-69) the data ra te  H is 400 bits per second. 
2 (p ). F o r  example, given a C/o of 3 5 . 7  db-Hz the opti- 
C 0 J. 
is -1. 7 db. Using Equation 
At this ra te  130 bits requires 
d 
B 
The optimum index places maximum power in the data subcarrier while 
till insuring sufficient power in the car r ie r .  2 14 
-a 
3 
0. 325 seconds of data transmission. 
130 Hz and the corresponding acquisition time will be less  than 0.1 second. 
The squaring loop bandwidth will be 
Consequently the overall acquisition time is increased about 0 . 4  seconds 
from that for ranging only at a C/Qp of 35. 7 db-Hz. 
C /@ the data rate will be different and therefore the data acquisition time 
will be different. 
multiplexing for the three C W  systems. 
F o r  other values of 
Table 5 also summarizes the effect of time division 
I 
In order  to compare the two multiplexing schemes, plots of the 
total acquisition time fo r  the range and data were made using the BINOR 
code ranging technique as  a function of C/Q.  
plexing methods a r e  shown in Figure 6 and clearly demonstrate the superi- 
ority of time division multiplexing. Fo r  instance at C/@ equal to 35.7 db- 
Hz the acquisition time for FDM is 3. 1 seconds while for TDM it is only 
1 .  5 seconds. 
sys tems. 
The plots for  both multi- 
A similar advantage for  TDM also applies with the tone 
In the above discussion bit sync was derived by a bit synchronizer 
loop following the demodulator phase detector. 
mit  the bit sync timing simultaneously with the data. This eliminates 
the necessity for the bit synchronizer loop but additional power is required 
for the bit sync waveform and some form of bit sync detection circuitry 
is required in place of the bit synchronizer loop. Two ways to transmit 
bit sync suggest themselves. A tone equal to the bit rate frequency can 
either directly modulate the ca r r i e r  o r  can AM the subcarrier.  In the 
TDM system the bit rate is large enough so that the sync tone will not 
interfere with the R F  car r ie r  loop and since ranging is not present during 
data transmission the sync tone also cannot interfere with the ranging 
signal. 
problem the sync tone can AM the subcarrier o r  a tone spaced the bit rate 
frequency from the subcarrier frequency can be used and the bit sync 
derived from the beat frequency between the two. This tone will not interfere 
with the subcarrier data as it will be located in a null of the subcarrier 
frequency spectrum. 
An alternative is to trans- 
In FDM if  interference with the ca r r i e r  loop o r  ranging is a 
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A s  the TDM system is the one of interest, the effect of bit sync 
transmission on the power requirements will be investigated further for  
this system. 
be a 400 Hz tone directly phase modulating the R F  carr ier .  
is detected in the subcarr ier  demodulator by a bandpass filter centered 
at 400 Hz and a zero crossing detector. 
tone is determined by the SNR necessary at the tone fi l ter  output. 
SNR of 10 db and a filter bandwidth of 10 Hz 
ment is 
F o r  a bit rate of 400 bits per  second the sync tone used will 
The sync tone 
The power required in the sync 
F o r  a * 
the sync tone power require- 
(B-70) -- CMt - 10 db + 10 log 10 = 20 db 
41 
where 
2 2 
M = 2J1 (p) J 
p t  = sync tone modulation index 
pd = data subcarrier modulation index 
(pd) = sync tone modulation loss t t o  
The subcarrier power requirement for 400 bits per  second of data is 
from Equation (B-69) 
S 
CM 
@ 
-- - 34. 0 db 
where 
Again picking an optimum se t  of indices therequired value for C/@ is 
36.4 db-Hz. 
mitted and hence for this particular case the sync transmission requires 
0 . 7  db more power. 
This compares with 35.7 db-Hz when sync is not trans- 
The sync tone acquisition time will be about 0.1 second o r  on the order  
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of the subcarrier squaring loop acquisition time. 
5 . 2  DATA TRANSMISSION WITH PULSE RANGING 
Data transmission can be incorporated with the pulse compression 
ranging system by using the pulses themselves. 
by sweeping the pulse chirp frequency either up o r  down to differentiate 
between a 0 o r  1 o r  alternatively by pulse position modulation, PPM. 
The data rate f o r  the chirp frequency pulses will be equal to the P R F  o r  
78. 125 bits per  second. 
ber  of possible pulse position positions per  received pulse. F o r  four 
positions per  pulse the data rate is twice the  P R F  o r  156. 25 bits per  
second. 
best method for the data transmission requirements. 
of pdlse compression ranging it was noted that at least  two pulses a r e  
required to make a range measurement. Therefore the satellite can 
initially transmit two o r  more pulses periodic at the P R F  to establish the 
range measurement followed by 65 PPM pulses for the 130 bits of data 
required. 
more and the corresponding total range and data acquisition time is about 
0 .  86 second. 
Data can be transmitted 
With PPM the data rate is dependent on the num- 
This latter technique appears from a brief investigation to be the 
From the discussion 
.*. ,* 
The total number of pulses per  transmission then wil l  be 67 
Bit sync for the data can be easily derived from the pulses. The 
f i r s t  five o r  more pulses can be used to synchronize a free running multi- 
vibrator operating at  the proper frequency. After sync of the multi- 
vibrator, i t ' s  phase must remain stable only over the duration of the 
remaining 60 o r  so pulses. 
The SNR required for each pulse to obtain the detection and false 
alarm probabilities specified for the ranging function (see Section 3.  2) is 
14. 7 db. 
should provide a bit e r r o r  probability of less than 10 - 5  . l7  Therefore no 
additional transmitter power is required to transmit the PPM data pulses 
following transmission of the ranging pulses. 
case, the data transmission simply increases the total satellite broadcast 
time over that necessary for range only transmission. 
This pulse SNR is adequate for  reception of the PPM data and 
A s  for the C W  TDM data 
4. et- 
This is analogous 
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to TDM of the range and data with the C W  systems. 
I 
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